|
accel8 2.0.0.0
|
| #define ACCEL8_REG_ACCEL_CONFIG 0x1C |
| #define ACCEL8_REG_ACCEL_XOUT_H 0x3B |
| #define ACCEL8_REG_ACCEL_XOUT_L 0x3C |
| #define ACCEL8_REG_ACCEL_YOUT_H 0x3D |
| #define ACCEL8_REG_ACCEL_YOUT_L 0x3E |
| #define ACCEL8_REG_ACCEL_ZOUT_H 0x3F |
| #define ACCEL8_REG_ACCEL_ZOUT_L 0x40 |
| #define ACCEL8_REG_CONFIG 0x1A |
| #define ACCEL8_REG_EXT_SENS_DATA_00 0x49 |
| #define ACCEL8_REG_EXT_SENS_DATA_01 0x4A |
| #define ACCEL8_REG_EXT_SENS_DATA_02 0x4B |
| #define ACCEL8_REG_EXT_SENS_DATA_03 0x4C |
| #define ACCEL8_REG_EXT_SENS_DATA_04 0x4D |
| #define ACCEL8_REG_EXT_SENS_DATA_05 0x4E |
| #define ACCEL8_REG_EXT_SENS_DATA_06 0x4F |
| #define ACCEL8_REG_EXT_SENS_DATA_07 0x50 |
| #define ACCEL8_REG_EXT_SENS_DATA_08 0x51 |
| #define ACCEL8_REG_EXT_SENS_DATA_09 0x52 |
| #define ACCEL8_REG_EXT_SENS_DATA_10 0x53 |
| #define ACCEL8_REG_EXT_SENS_DATA_11 0x54 |
| #define ACCEL8_REG_EXT_SENS_DATA_12 0x55 |
| #define ACCEL8_REG_EXT_SENS_DATA_13 0x56 |
| #define ACCEL8_REG_EXT_SENS_DATA_14 0x57 |
| #define ACCEL8_REG_EXT_SENS_DATA_15 0x58 |
| #define ACCEL8_REG_EXT_SENS_DATA_16 0x59 |
| #define ACCEL8_REG_EXT_SENS_DATA_17 0x5A |
| #define ACCEL8_REG_EXT_SENS_DATA_18 0x5B |
| #define ACCEL8_REG_EXT_SENS_DATA_19 0x5C |
| #define ACCEL8_REG_EXT_SENS_DATA_20 0x5D |
| #define ACCEL8_REG_EXT_SENS_DATA_21 0x5E |
| #define ACCEL8_REG_EXT_SENS_DATA_22 0x5F |
| #define ACCEL8_REG_EXT_SENS_DATA_23 0x60 |
| #define ACCEL8_REG_FIFO_COUNTH 0x72 |
| #define ACCEL8_REG_FIFO_COUNTL 0x73 |
| #define ACCEL8_REG_FIFO_EN 0x23 |
| #define ACCEL8_REG_FIFO_R_W 0x74 |
| #define ACCEL8_REG_GYRO_CONFIG 0x1B |
| #define ACCEL8_REG_GYRO_XOUT_H 0x43 |
| #define ACCEL8_REG_GYRO_XOUT_L 0x44 |
| #define ACCEL8_REG_GYRO_YOUT_H 0x45 |
| #define ACCEL8_REG_GYRO_YOUT_L 0x46 |
| #define ACCEL8_REG_GYRO_ZOUT_H 0x47 |
| #define ACCEL8_REG_GYRO_ZOUT_L 0x48 |
| #define ACCEL8_REG_I2C_MST_CTRL 0x24 |
| #define ACCEL8_REG_I2C_MST_DELAY_CTRL 0x67 |
| #define ACCEL8_REG_I2C_MST_STATUS 0x36 |
| #define ACCEL8_REG_I2C_SLV0_ADDR 0x25 |
| #define ACCEL8_REG_I2C_SLV0_CTRL 0x27 |
| #define ACCEL8_REG_I2C_SLV0_DO 0x63 |
| #define ACCEL8_REG_I2C_SLV0_REG 0x26 |
| #define ACCEL8_REG_I2C_SLV1_ADDR 0x28 |
| #define ACCEL8_REG_I2C_SLV1_CTRL 0x2A |
| #define ACCEL8_REG_I2C_SLV1_DO 0x64 |
| #define ACCEL8_REG_I2C_SLV1_REG 0x29 |
| #define ACCEL8_REG_I2C_SLV2_ADDR 0x2B |
| #define ACCEL8_REG_I2C_SLV2_CTRL 0x2D |
| #define ACCEL8_REG_I2C_SLV2_DO 0x65 |
| #define ACCEL8_REG_I2C_SLV2_REG 0x2C |
| #define ACCEL8_REG_I2C_SLV3_ADDR 0x2E |
| #define ACCEL8_REG_I2C_SLV3_CTRL 0x30 |
| #define ACCEL8_REG_I2C_SLV3_DO 0x66 |
| #define ACCEL8_REG_I2C_SLV3_REG 0x2F |
| #define ACCEL8_REG_I2C_SLV4_ADDR 0x31 |
| #define ACCEL8_REG_I2C_SLV4_CTRL 0x34 |
| #define ACCEL8_REG_I2C_SLV4_DI 0x35 |
| #define ACCEL8_REG_I2C_SLV4_DO 0x33 |
| #define ACCEL8_REG_I2C_SLV4_REG 0x32 |
| #define ACCEL8_REG_INT_ENABLE 0x38 |
| #define ACCEL8_REG_INT_PIN_CFG 0x37 |
| #define ACCEL8_REG_INT_STATUS 0x3A |
| #define ACCEL8_REG_PWR_MGMT_1 0x6B |
| #define ACCEL8_REG_PWR_MGMT_2 0x6C |
| #define ACCEL8_REG_SELF_TEST_A 0x10 |
| #define ACCEL8_REG_SELF_TEST_X 0x0D |
| #define ACCEL8_REG_SELF_TEST_Y 0x0E |
| #define ACCEL8_REG_SELF_TEST_Z 0x0F |
| #define ACCEL8_REG_SIGNAL_PATH_RESET 0x68 |
| #define ACCEL8_REG_SMPLRT_DIV 0x19 |
| #define ACCEL8_REG_TEMP_OUT_H 0x41 |
| #define ACCEL8_REG_TEMP_OUT_L 0x42 |
| #define ACCEL8_REG_USER_CTRL 0x6A |
| #define ACCEL8_REG_WHO_AM_I 0x75 |