Settings for registers of ADC 17 Click driver.
More...
Settings for registers of ADC 17 Click driver.
◆ ADC17_CHANNEL_0
#define ADC17_CHANNEL_0 0 |
ADC 17 channel selection values.
Specified channel selection values of ADC 17 Click driver.
◆ ADC17_CHANNEL_1
#define ADC17_CHANNEL_1 1 |
◆ ADC17_CONFIG_CS0_AIN0
#define ADC17_CONFIG_CS0_AIN0 0x00 |
◆ ADC17_CONFIG_CS0_AIN1
#define ADC17_CONFIG_CS0_AIN1 0x02 |
◆ ADC17_CONFIG_CS0_BIT_MASK
#define ADC17_CONFIG_CS0_BIT_MASK 0x02 |
◆ ADC17_CONFIG_DIFFERENTIAL
#define ADC17_CONFIG_DIFFERENTIAL 0x00 |
◆ ADC17_CONFIG_SCAN_AIN0_TO_CS0
#define ADC17_CONFIG_SCAN_AIN0_TO_CS0 0x00 |
◆ ADC17_CONFIG_SCAN_BIT_MASK
#define ADC17_CONFIG_SCAN_BIT_MASK 0x60 |
◆ ADC17_CONFIG_SCAN_CS0
#define ADC17_CONFIG_SCAN_CS0 0x60 |
◆ ADC17_CONFIG_SCAN_CS0_8_TIMES
#define ADC17_CONFIG_SCAN_CS0_8_TIMES 0x20 |
◆ ADC17_CONFIG_SGL_DIF_BIT_MASK
#define ADC17_CONFIG_SGL_DIF_BIT_MASK 0x01 |
◆ ADC17_CONFIG_SINGLE_ENDED
#define ADC17_CONFIG_SINGLE_ENDED 0x01 |
◆ ADC17_REG_BIT_MASK
#define ADC17_REG_BIT_MASK 0x80 |
ADC 17 register bit mask.
Specified register bit of ADC 17 Click driver.
◆ ADC17_REG_CONFIG
#define ADC17_REG_CONFIG 0x00 |
ADC 17 config byte values.
Specified config byte values of ADC 17 Click driver.
◆ ADC17_REG_SETUP
#define ADC17_REG_SETUP 0x80 |
ADC 17 setup byte values.
Specified setup byte values of ADC 17 Click driver.
◆ ADC17_RESOLUTION
#define ADC17_RESOLUTION 0x0FFF |
ADC 17 calculation values.
Specified calculation values of ADC 17 Click driver.
◆ ADC17_SET_DEV_ADDR
#define ADC17_SET_DEV_ADDR 0x36 |
ADC 17 device address setting.
Specified setting for device slave address selection of ADC 17 Click driver.
◆ ADC17_SETUP_BIPOLAR
#define ADC17_SETUP_BIPOLAR 0x04 |
◆ ADC17_SETUP_CLK_BIT_MASK
#define ADC17_SETUP_CLK_BIT_MASK 0x08 |
◆ ADC17_SETUP_CLK_EXT
#define ADC17_SETUP_CLK_EXT 0x08 |
◆ ADC17_SETUP_CLK_INT
#define ADC17_SETUP_CLK_INT 0x00 |
◆ ADC17_SETUP_RST_BIT_MASK
#define ADC17_SETUP_RST_BIT_MASK 0x02 |
◆ ADC17_SETUP_RST_NO_ACTION
#define ADC17_SETUP_RST_NO_ACTION 0x02 |
◆ ADC17_SETUP_RST_RESET
#define ADC17_SETUP_RST_RESET 0x00 |
◆ ADC17_SETUP_UNI_BIP_BIT_MASK
#define ADC17_SETUP_UNI_BIP_BIT_MASK 0x04 |
◆ ADC17_SETUP_UNIPOLAR
#define ADC17_SETUP_UNIPOLAR 0x00 |
◆ ADC17_SETUP_VREF_BIT_MASK
#define ADC17_SETUP_VREF_BIT_MASK 0x70 |
◆ ADC17_SETUP_VREF_EXT_REF_IN_OFF
#define ADC17_SETUP_VREF_EXT_REF_IN_OFF 0x20 |
◆ ADC17_SETUP_VREF_INT_REF_NC_OFF
#define ADC17_SETUP_VREF_INT_REF_NC_OFF 0x40 |
◆ ADC17_SETUP_VREF_INT_REF_NC_ON
#define ADC17_SETUP_VREF_INT_REF_NC_ON 0x50 |
◆ ADC17_SETUP_VREF_INT_REF_OUT_OFF
#define ADC17_SETUP_VREF_INT_REF_OUT_OFF 0x60 |
◆ ADC17_SETUP_VREF_INT_REF_OUT_ON
#define ADC17_SETUP_VREF_INT_REF_OUT_ON 0x70 |
◆ ADC17_SETUP_VREF_VDD_REF_NC_OFF
#define ADC17_SETUP_VREF_VDD_REF_NC_OFF 0x00 |
◆ ADC17_VREF