c13dof 2.0.0.0
|
#define C13DOF_BME680_RETVAL_T uint8_t |
#define C13DOF_BMI088_ACCEL_BW_MASK 0x70 |
#define C13DOF_BMI088_ACCEL_BW_NORMAL 0x02 |
#define C13DOF_BMI088_ACCEL_BW_OSR2 0x01 |
#define C13DOF_BMI088_ACCEL_BW_OSR4 0x00 |
#define C13DOF_BMI088_ACCEL_BW_POS 4 |
#define C13DOF_BMI088_ACCEL_CHIP_ID 0x1E |
#define C13DOF_BMI088_ACCEL_CHIP_ID_REG 0x00 |
#define C13DOF_BMI088_ACCEL_CONF_REG 0x40 |
#define C13DOF_BMI088_ACCEL_DATA_READY_INT 0x80 |
#define C13DOF_BMI088_ACCEL_ERR_REG 0x02 |
#define C13DOF_BMI088_ACCEL_FEATURE_CFG_REG 0x5E |
#define C13DOF_BMI088_ACCEL_GP_0_REG 0x1E |
#define C13DOF_BMI088_ACCEL_GP_4_REG 0x27 |
#define C13DOF_BMI088_ACCEL_I2C_ADDR_PRIMARY 0x18 |
#define C13DOF_BMI088_ACCEL_I2C_ADDR_SECONDARY 0x19 |
#define C13DOF_BMI088_ACCEL_INIT_CTRL_REG 0x59 |
#define C13DOF_BMI088_ACCEL_INT1_DRDY_MASK 0x04 |
#define C13DOF_BMI088_ACCEL_INT1_DRDY_POS 2 |
#define C13DOF_BMI088_ACCEL_INT1_INT2_MAP_DATA_REG 0x58 |
#define C13DOF_BMI088_ACCEL_INT1_IO_CONF_REG 0x53 |
#define C13DOF_BMI088_ACCEL_INT1_MAP_REG 0x56 |
#define C13DOF_BMI088_ACCEL_INT2_DRDY_MASK 0x40 |
#define C13DOF_BMI088_ACCEL_INT2_DRDY_POS 6 |
#define C13DOF_BMI088_ACCEL_INT2_IO_CONF_REG 0x54 |
#define C13DOF_BMI088_ACCEL_INT2_MAP_REG 0x57 |
#define C13DOF_BMI088_ACCEL_INT_EDGE_MASK 0x01 |
#define C13DOF_BMI088_ACCEL_INT_EDGE_POS 0 |
#define C13DOF_BMI088_ACCEL_INT_IN_MASK 0x10 |
#define C13DOF_BMI088_ACCEL_INT_IN_POS 4 |
#define C13DOF_BMI088_ACCEL_INT_IO_MASK 0x08 |
#define C13DOF_BMI088_ACCEL_INT_IO_POS 3 |
#define C13DOF_BMI088_ACCEL_INT_LATCH_CONF_REG 0x55 |
#define C13DOF_BMI088_ACCEL_INT_LVL_MASK 0x02 |
#define C13DOF_BMI088_ACCEL_INT_LVL_POS 1 |
#define C13DOF_BMI088_ACCEL_INT_OD_MASK 0x04 |
#define C13DOF_BMI088_ACCEL_INT_OD_POS 2 |
#define C13DOF_BMI088_ACCEL_INT_STAT_0_REG 0x1C |
#define C13DOF_BMI088_ACCEL_INT_STAT_1_REG 0x1D |
#define C13DOF_BMI088_ACCEL_INTA_DISABLE 0x00 |
#define C13DOF_BMI088_ACCEL_INTA_ENABLE 0x01 |
#define C13DOF_BMI088_ACCEL_INTB_DISABLE 0x00 |
#define C13DOF_BMI088_ACCEL_INTB_ENABLE 0x02 |
#define C13DOF_BMI088_ACCEL_INTERNAL_STAT_REG 0x2A |
#define C13DOF_BMI088_ACCEL_MAP_INTA_MASK 0x01 |
#define C13DOF_BMI088_ACCEL_MAP_INTA_POS 0x00 |
#define C13DOF_BMI088_ACCEL_NEGATIVE_SELF_TEST 0x09 |
#define C13DOF_BMI088_ACCEL_ODR_100_HZ 0x08 |
#define C13DOF_BMI088_ACCEL_ODR_12_5_HZ 0x05 |
#define C13DOF_BMI088_ACCEL_ODR_1600_HZ 0x0C |
#define C13DOF_BMI088_ACCEL_ODR_200_HZ 0x09 |
#define C13DOF_BMI088_ACCEL_ODR_25_HZ 0x06 |
#define C13DOF_BMI088_ACCEL_ODR_400_HZ 0x0A |
#define C13DOF_BMI088_ACCEL_ODR_50_HZ 0x07 |
#define C13DOF_BMI088_ACCEL_ODR_800_HZ 0x0B |
#define C13DOF_BMI088_ACCEL_ODR_MASK 0x0F |
#define C13DOF_BMI088_ACCEL_PM_ACTIVE 0x00 |
#define C13DOF_BMI088_ACCEL_PM_SUSPEND 0x03 |
#define C13DOF_BMI088_ACCEL_POSITIVE_SELF_TEST 0x0D |
#define C13DOF_BMI088_ACCEL_POWER_DISABLE 0x00 |
#define C13DOF_BMI088_ACCEL_POWER_ENABLE 0x04 |
#define C13DOF_BMI088_ACCEL_PWR_CONF_REG 0x7C |
#define C13DOF_BMI088_ACCEL_PWR_CTRL_REG 0x7D |
#define C13DOF_BMI088_ACCEL_RANGE_MASK 0x03 |
#define C13DOF_BMI088_ACCEL_RANGE_REG 0x41 |
#define C13DOF_BMI088_ACCEL_RESERVED_5B_REG 0x5B |
#define C13DOF_BMI088_ACCEL_RESERVED_5C_REG 0x5C |
#define C13DOF_BMI088_ACCEL_SELF_TEST_REG 0x6D |
#define C13DOF_BMI088_ACCEL_SENSORTIME_0_REG 0x18 |
#define C13DOF_BMI088_ACCEL_SENSORTIME_1_REG 0x19 |
#define C13DOF_BMI088_ACCEL_SENSORTIME_2_REG 0x1A |
#define C13DOF_BMI088_ACCEL_SLAVE_ADDR 0x18 |
#define C13DOF_BMI088_ACCEL_SOFTRESET_DELAY_MS 1 |
#define C13DOF_BMI088_ACCEL_SOFTRESET_REG 0x7E |
#define C13DOF_BMI088_ACCEL_STATUS_MASK 0x80 |
#define C13DOF_BMI088_ACCEL_STATUS_POS 7 |
#define C13DOF_BMI088_ACCEL_STATUS_REG 0x03 |
#define C13DOF_BMI088_ACCEL_SWITCH_OFF_SELF_TEST 0x00 |
#define C13DOF_BMI088_ACCEL_X_LSB_REG 0x12 |
#define C13DOF_BMI088_ACCEL_X_MSB_REG 0x13 |
#define C13DOF_BMI088_ACCEL_Y_LSB_REG 0x14 |
#define C13DOF_BMI088_ACCEL_Y_MSB_REG 0x15 |
#define C13DOF_BMI088_ACCEL_Z_LSB_REG 0x16 |
#define C13DOF_BMI088_ACCEL_Z_MSB_REG 0x17 |
#define C13DOF_BMI088_ASIC_INITIALIZED 0x01 |
#define C13DOF_BMI088_CMD_ERR_POS 1 |
#define C13DOF_BMI088_ERR_CODE_MASK 0x1C |
#define C13DOF_BMI088_ERR_CODE_POS 2 |
#define C13DOF_BMI088_ERROR 0x01 |
#define C13DOF_BMI088_FATAL_ERR_MASK 0x01 |
#define C13DOF_BMI088_GYRO_BANDWIDTH_REG 0x10 |
#define C13DOF_BMI088_GYRO_BW_116_ODR_1000_HZ 0x02 |
#define C13DOF_BMI088_GYRO_BW_12_ODR_100_HZ 0x05 |
#define C13DOF_BMI088_GYRO_BW_230_ODR_2000_HZ 0x01 |
#define C13DOF_BMI088_GYRO_BW_23_ODR_200_HZ 0x04 |
#define C13DOF_BMI088_GYRO_BW_32_ODR_100_HZ 0x07 |
#define C13DOF_BMI088_GYRO_BW_47_ODR_400_HZ 0x03 |
#define C13DOF_BMI088_GYRO_BW_532_ODR_2000_HZ 0x00 |
#define C13DOF_BMI088_GYRO_BW_64_ODR_200_HZ 0x06 |
#define C13DOF_BMI088_GYRO_BW_MASK 0x0F |
#define C13DOF_BMI088_GYRO_CHIP_ID 0x0F |
#define C13DOF_BMI088_GYRO_CHIP_ID_REG 0x00 |
#define C13DOF_BMI088_GYRO_DATA_EN_MASK 0x80 |
#define C13DOF_BMI088_GYRO_DATA_EN_POS 7 |
#define C13DOF_BMI088_GYRO_DRDY_INT_DISABLE_VAL 0x00 |
#define C13DOF_BMI088_GYRO_DRDY_INT_ENABLE_VAL 0x80 |
#define C13DOF_BMI088_GYRO_I2C_ADDR_PRIMARY 0x68 |
#define C13DOF_BMI088_GYRO_I2C_ADDR_SECONDARY 0x69 |
#define C13DOF_BMI088_GYRO_INT3_INT4_IO_CONF_REG 0x16 |
#define C13DOF_BMI088_GYRO_INT3_INT4_IO_MAP_REG 0x18 |
#define C13DOF_BMI088_GYRO_INT3_LVL_MASK 0x01 |
#define C13DOF_BMI088_GYRO_INT3_MAP_MASK 0x01 |
#define C13DOF_BMI088_GYRO_INT3_MAP_POS 0 |
#define C13DOF_BMI088_GYRO_INT3_OD_MASK 0x02 |
#define C13DOF_BMI088_GYRO_INT3_OD_POS 1 |
#define C13DOF_BMI088_GYRO_INT4_LVL_MASK 0x04 |
#define C13DOF_BMI088_GYRO_INT4_LVL_POS 2 |
#define C13DOF_BMI088_GYRO_INT4_MAP_MASK 0x80 |
#define C13DOF_BMI088_GYRO_INT4_MAP_POS 7 |
#define C13DOF_BMI088_GYRO_INT4_OD_MASK 0x08 |
#define C13DOF_BMI088_GYRO_INT4_OD_POS 3 |
#define C13DOF_BMI088_GYRO_INT_CTRL_REG 0x15 |
#define C13DOF_BMI088_GYRO_INT_EN_MASK 0x80 |
#define C13DOF_BMI088_GYRO_INT_EN_POS 7 |
#define C13DOF_BMI088_GYRO_INT_STAT_1_REG 0x0A |
#define C13DOF_BMI088_GYRO_LPM1_REG 0x11 |
#define C13DOF_BMI088_GYRO_MAP_DRDY_TO_BOTH_INT3_INT4 0x81 |
#define C13DOF_BMI088_GYRO_MAP_DRDY_TO_INT3 0x01 |
#define C13DOF_BMI088_GYRO_MAP_DRDY_TO_INT4 0x80 |
#define C13DOF_BMI088_GYRO_ODR_RESET_VAL 0x80 |
#define C13DOF_BMI088_GYRO_PM_DEEP_SUSPEND 0x20 |
#define C13DOF_BMI088_GYRO_PM_NORMAL 0x00 |
#define C13DOF_BMI088_GYRO_PM_SUSPEND 0x80 |
#define C13DOF_BMI088_GYRO_POWER_MASK 0xA0 |
#define C13DOF_BMI088_GYRO_POWER_MODE_CONFIG_DELAY 30 |
#define C13DOF_BMI088_GYRO_POWER_POS 5 |
#define C13DOF_BMI088_GYRO_RANGE_1000_DPS 0x01 |
#define C13DOF_BMI088_GYRO_RANGE_125_DPS 0x04 |
#define C13DOF_BMI088_GYRO_RANGE_2000_DPS 0x00 |
#define C13DOF_BMI088_GYRO_RANGE_250_DPS 0x03 |
#define C13DOF_BMI088_GYRO_RANGE_500_DPS 0x02 |
#define C13DOF_BMI088_GYRO_RANGE_MASK 0x07 |
#define C13DOF_BMI088_GYRO_RANGE_REG 0x0F |
#define C13DOF_BMI088_GYRO_SELF_TEST_REG 0x3C |
#define C13DOF_BMI088_GYRO_SLAVE_ADDR 0x68 |
#define C13DOF_BMI088_GYRO_SOFTRESET_DELAY 30 |
#define C13DOF_BMI088_GYRO_SOFTRESET_REG 0x14 |
#define C13DOF_BMI088_GYRO_X_LSB_REG 0x02 |
#define C13DOF_BMI088_GYRO_X_MSB_REG 0x03 |
#define C13DOF_BMI088_GYRO_Y_LSB_REG 0x04 |
#define C13DOF_BMI088_GYRO_Y_MSB_REG 0x05 |
#define C13DOF_BMI088_GYRO_Z_LSB_REG 0x06 |
#define C13DOF_BMI088_GYRO_Z_MSB_REG 0x07 |
#define C13DOF_BMI088_OK 0x00 |
#define C13DOF_BMI088_RETVAL_T uint8_t |
#define C13DOF_BMI088_TEMP_LSB_REG 0x23 |
#define C13DOF_BMI088_TEMP_MSB_REG 0x22 |
#define C13DOF_BMM150_RETVAL_T uint8_t |
#define T_C13DOF_P const uint8_t* |