|
#define | FRAM3_CMD_AES_RNG_GEN 0x1D |
|
#define | FRAM3_CMD_AES_CHALLENGE_RESPONSE_A 0x1B |
|
#define | FRAM3_CMD_AES_CHALLENGE_RESPONSE_B 0x1E |
|
#define | FRAM3_CMD_ID_READ 0x63 |
|
#define | FRAM3_CMD_AES_ID_READ_MAC_A 0x8B |
|
#define | FRAM3_CMD_AES_ID_READ_MAC_B 0x8E |
|
#define | FRAM3_CMD_COUNTER_READ 0x66 |
|
#define | FRAM3_CMD_COUNTER_INC 0x65 |
|
#define | FRAM3_CMD_AES_COUNTER_READ_MAC_A 0x2B |
|
#define | FRAM3_CMD_AES_COUNTER_READ_MAC_B 0x2E |
|
#define | FRAM3_CMD_AES_COUNTER_INC_MAC_A 0x4B |
|
#define | FRAM3_CMD_AES_COUNTER_INC_MAC_B 0x4E |
|
#define | FRAM3_CMD_OTW_FRAM_READ 0x2D |
|
#define | FRAM3_CMD_OTW_FRAM_WRITE 0x27 |
|
#define | FRAM3_CMD_PROTECT_AREA_CONF 0xCA |
|
#define | FRAM3_CMD_PROTECT_AREA_READ 0x8D |
|
#define | FRAM3_CMD_PROTECT_AREA_WRITE 0x87 |
|
#define | FRAM3_CMD_MEMORY_RESET 0xA5 |
|
#define | FRAM3_CMD_FRAM_READ 0x4D |
|
#define | FRAM3_CMD_FRAM_WRITE 0x47 |
|
#define | FRAM3_CMD_ID_WRITE 0xC3 |
|
#define | FRAM3_CMD_FUNC_CONF_WRITE 0xA6 |
|
#define | FRAM3_CMD_SEC_KEY_WRITE 0xA9 |
|
#define | FRAM3_CMD_PASSWORD_CHG 0xC9 |
|
#define | FRAM3_CMD_MIXING_CONST_WRITE 0xCC |
|
#define | FRAM3_CMD_LIFE_CYCLE_CHG 0x6C |
|
#define | FRAM3_CMD_STATUS_READ 0x6A |
|