|
lightranger4 2.0.0.0
|
| #define LR4_ALGO_CONSISTENCY_CHECK_TOLERANCE 0x0040 |
| #define LR4_ALGO_CROSSTALK_COMPENSATION_VALID_HEIGHT_MM 0x0039 |
| #define LR4_ALGO_RANGE_IGNORE_THRESHOLD_MCPS 0x003C |
| #define LR4_ALGO_RANGE_IGNORE_THRESHOLD_MCPS_HI 0x003C |
| #define LR4_ALGO_RANGE_IGNORE_THRESHOLD_MCPS_LO 0x003D |
| #define LR4_ALGO_RANGE_IGNORE_VALID_HEIGHT_MM 0x003E |
| #define LR4_ALGO_RANGE_MIN_CLIP 0x003F |
| #define LR4_ANA_CONFIG_FAST_OSC_CONFIG_CTRL 0x0035 |
| #define LR4_ANA_CONFIG_SPAD_SEL_PSWIDTH 0x0033 |
| #define LR4_ANA_CONFIG_VCSEL_PULSE_WIDTH_OFFSET 0x0034 |
| #define LR4_CAL_CONFIG_REPEAT_RATE 0x0048 |
| #define LR4_CAL_CONFIG_REPEAT_RATE_HI 0x0048 |
| #define LR4_CAL_CONFIG_REPEAT_RATE_LO 0x0049 |
| #define LR4_CAL_CONFIG_VCSEL_START 0x0047 |
| #define LR4_DSS_CONFIG_APERTURE_ATTENUATION 0x0057 |
| #define LR4_DSS_CONFIG_MANUAL_BLOCK_SELECT 0x0056 |
| #define LR4_DSS_CONFIG_MANUAL_EFFECTIVE_SPADS_SELECT 0x0054 |
| #define LR4_DSS_CONFIG_MANUAL_EFFECTIVE_SPADS_SELECT_HI 0x0054 |
| #define LR4_DSS_CONFIG_MANUAL_EFFECTIVE_SPADS_SELECT_LO 0x0055 |
| #define LR4_DSS_CONFIG_MAX_SPADS_LIMIT 0x0058 |
| #define LR4_DSS_CONFIG_MIN_SPADS_LIMIT 0x0059 |
| #define LR4_DSS_CONFIG_ROI_MODE_CONTROL 0x004F |
| #define LR4_FIRMWARE_ENABLE 0x0085 |
| #define LR4_GLOBAL_CONFIG_STREAM_DIVIDER 0x0045 |
| #define LR4_GLOBAL_CONFIG_VCSEL_WIDTH 0x004A |
| #define LR4_GPH_CONFIG_STREAM_COUNT_UPDATE_VALUE 0x0044 |
| #define LR4_GPIO_FIO_HV_STATUS 0x0032 |
| #define LR4_GPIO_HV_MUX_CTRL 0x0030 |
| #define LR4_GPIO_HV_PAD_CTRL 0x002F |
| #define LR4_GPIO_TIO_HV_STATUS 0x0031 |
| #define LR4_HOST_IF_STATUS 0x002C |
| #define LR4_MM_CONFIG_TIMEOUT_MACROP_A_HI 0x005A |
| #define LR4_MM_CONFIG_TIMEOUT_MACROP_A_LO 0x005B |
| #define LR4_MM_CONFIG_TIMEOUT_MACROP_B_HI 0x005C |
| #define LR4_MM_CONFIG_TIMEOUT_MACROP_B_LO 0x005D |
| #define LR4_NVM_BIST_CTRL 0x0029 |
| #define LR4_NVM_BIST_NUM_NVM_WORDS 0x002A |
| #define LR4_NVM_BIST_START_ADDRESS 0x002B |
| #define LR4_PAD_I2C_HV_CONFIG 0x002D |
| #define LR4_PAD_I2C_HV_EXTSUP_CONFIG 0x002E |
| #define LR4_PHASECAL_CONFIG_OVERRIDE 0x004D |
| #define LR4_PHASECAL_CONFIG_TARGET 0x004C |
| #define LR4_PHASECAL_CONFIG_TIMEOUT_MACROP 0x004B |
| #define LR4_POWER_MANAGEMENT_GO1_POWER_FORCE 0x0083 |
| #define LR4_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT_MCPS 0x0066 |
| #define LR4_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT_MCPS_HI 0x0066 |
| #define LR4_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT_MCPS_LO 0x0067 |
| #define LR4_RANGE_CONFIG_SIGMA_THRESH 0x0064 |
| #define LR4_RANGE_CONFIG_SIGMA_THRESH_HI 0x0064 |
| #define LR4_RANGE_CONFIG_SIGMA_THRESH_LO 0x0065 |
| #define LR4_RANGE_CONFIG_TIMEOUT_MACROP_A_HI 0x005E |
| #define LR4_RANGE_CONFIG_TIMEOUT_MACROP_A_LO 0x005F |
| #define LR4_RANGE_CONFIG_TIMEOUT_MACROP_B_HI 0x0061 |
| #define LR4_RANGE_CONFIG_TIMEOUT_MACROP_B_LO 0x0062 |
| #define LR4_RANGE_CONFIG_VALID_PHASE_HIGH 0x0069 |
| #define LR4_RANGE_CONFIG_VALID_PHASE_LOW 0x0068 |
| #define LR4_RANGE_CONFIG_VCSEL_PERIOD_A 0x0060 |
| #define LR4_RANGE_CONFIG_VCSEL_PERIOD_B 0x0063 |
| #define LR4_REG_CFG_AVDD1V2_SEL 0x0004 |
| #define LR4_REG_CFG_COUNT_THRESH 0x0009 |
| #define LR4_REG_CFG_INIT 0x000B |
| #define LR4_REG_CFG_OFFSET 0x000A |
| #define LR4_REG_CFG_TIMEOUT_MACROP_LOOP_BOUND 0x0008 |
| #define LR4_REG_CFG_VHV_REF_SEL_VDDPIX 0x0002 |
| #define LR4_REG_CFG_VHV_REF_SEL_VQUENCH 0x0003 |
| #define LR4_REG_CLK_GATING_CTRL 0x0028 |
| #define LR4_REG_COMP_PLANE_OFFSET_KCPS 0x0016 |
| #define LR4_REG_COMP_PLANE_OFFSET_KCPS_LSB 0x0016 |
| #define LR4_REG_COMP_PLANE_OFFSET_KCPS_MSB 0x0017 |
| #define LR4_REG_COMP_X_PLANE_GRADIENT_KCPS 0x0018 |
| #define LR4_REG_COMP_X_PLANE_GRADIENT_KCPS_LSB 0x0019 |
| #define LR4_REG_COMP_X_PLANE_GRADIENT_KCPS_MSB 0x0018 |
| #define LR4_REG_COMP_Y_PLANE_GRADIENT_KCPS 0x001A |
| #define LR4_REG_COMP_Y_PLANE_GRADIENT_KCPS_LSB 0x001B |
| #define LR4_REG_COMP_Y_PLANE_GRADIENT_KCPS_MSB 0x001A |
| #define LR4_REG_DEBUG_CTRL 0x0026 |
| #define LR4_REG_FAST_OSC_FREQUENCY 0x0006 |
| #define LR4_REG_FAST_OSC_FREQUENCY_LSB 0x0007 |
| #define LR4_REG_FAST_OSC_FREQUENCY_MSB 0x0006 |
| #define LR4_REG_FAST_OSC_TRIM 0x0005 |
| #define LR4_REG_GLOBAL_CFG_REF_EN_START_SELECT 0x0013 |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_0 0x000D |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_1 0x000E |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_2 0x000F |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_3 0x0010 |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_4 0x0011 |
| #define LR4_REG_GLOBAL_CFG_SPAD_ENABLES_REF_5 0x0012 |
| #define LR4_REG_INNER_OFFSET_MM 0x0020 |
| #define LR4_REG_INNER_OFFSET_MM_LSB 0x0021 |
| #define LR4_REG_INNER_OFFSET_MM_MSB 0x0020 |
| #define LR4_REG_NUM_REQUESTED_REF_SPADS 0x0014 |
| #define LR4_REG_OUTER_OFFSET_MM 0x0022 |
| #define LR4_REG_OUTER_OFFSET_MM_LSB 0x0023 |
| #define LR4_REG_OUTER_OFFSET_MM_MSB 0x0022 |
| #define LR4_REG_PART_TO_PART_RANGE_OFFSET_MM 0x001E |
| #define LR4_REG_PART_TO_PART_RANGE_OFFSET_MM_LSB 0x001F |
| #define LR4_REG_PART_TO_PART_RANGE_OFFSET_MM_MSB 0x001E |
| #define LR4_REG_REF_LOCATION 0x0015 |
| #define LR4_REG_SLAVE_DEVICE_ADDRESS 0x0001 |
| #define LR4_REG_SOFT_RESET 0x0000 |
| #define LR4_REG_TARGET_TOTAL_RATE_MCPS 0x0024 |
| #define LR4_REG_TARGET_TOTAL_RATE_MCPS_LSB 0x0025 |
| #define LR4_REG_TARGET_TOTAL_RATE_MCPS_MSB 0x0024 |
| #define LR4_REG_TEST_MODE_CTRL 0x0027 |
| #define LR4_REG_TOTAL_RATE_TARGET_MCPS 0x001C |
| #define LR4_REG_TOTAL_RATE_TARGET_MCPS_LSB 0x001D |
| #define LR4_REG_TOTAL_RATE_TARGET_MCPS_MSB 0x001C |
| #define LR4_ROI_CONFIG_USER_ROI_CENTRE_SPAD 0x007F |
| #define LR4_ROI_CONFIG_USER_ROI_REQUESTED_GLOBAL_XY_SIZE 0x0080 |
| #define LR4_SD_CONFIG_FIRST_ORDER_SELECT 0x007D |
| #define LR4_SD_CONFIG_INITIAL_PHASE_SD0 0x007A |
| #define LR4_SD_CONFIG_INITIAL_PHASE_SD1 0x007B |
| #define LR4_SD_CONFIG_QUANTIFIER 0x007E |
| #define LR4_SD_CONFIG_RESET_STAGES_LSB 0x0043 |
| #define LR4_SD_CONFIG_RESET_STAGES_MSB 0x0042 |
| #define LR4_SD_CONFIG_WOI_SD0 0x0078 |
| #define LR4_SD_CONFIG_WOI_SD1 0x0079 |
| #define LR4_SIGMA_ESTIMATOR_EFFECTIVE_AMBIENT_WIDTH_NS 0x0037 |
| #define LR4_SIGMA_ESTIMATOR_EFFECTIVE_PULSE_WIDTH_NS 0x0036 |
| #define LR4_SIGMA_ESTIMATOR_SIGMA_REF_MM 0x0038 |
| #define LR4_SPARE_HOST_CONFIG_STATIC_CONFIG_SPARE_0 0x003A |
| #define LR4_SPARE_HOST_CONFIG_STATIC_CONFIG_SPARE_1 0x003B |
| #define LR4_SPARE_HOST_CONFIG_STATIC_CONFIG_SPARE_2 0x0041 |
| #define LR4_SYSTEM_ENABLE_XTALK_PER_QUADRANT 0x0076 |
| #define LR4_SYSTEM_FRACTIONAL_ENABLE 0x0070 |
| #define LR4_SYSTEM_GROUPED_PARAMETER_HOLD 0x0082 |
| #define LR4_SYSTEM_GROUPED_PARAMETER_HOLD_0 0x0071 |
| #define LR4_SYSTEM_GROUPED_PARAMETER_HOLD_1 0x007C |
| #define LR4_SYSTEM_INTERMEASUREMENT_PERIOD 0x006C |
| #define LR4_SYSTEM_INTERMEASUREMENT_PERIOD_0 0x006F |
| #define LR4_SYSTEM_INTERMEASUREMENT_PERIOD_1 0x006E |
| #define LR4_SYSTEM_INTERMEASUREMENT_PERIOD_2 0x006D |
| #define LR4_SYSTEM_INTERMEASUREMENT_PERIOD_3 0x006C |
| #define LR4_SYSTEM_INTERRUPT_CLEAR 0x0086 |
| #define LR4_SYSTEM_INTERRUPT_CONFIG_GPIO 0x0046 |
| #define LR4_SYSTEM_MODE_START 0x0087 |
| #define LR4_SYSTEM_SEED_CONFIG 0x0077 |
| #define LR4_SYSTEM_SEQUENCE_CONFIG 0x0081 |
| #define LR4_SYSTEM_STREAM_COUNT_CTRL 0x0084 |
| #define LR4_SYSTEM_THRESH_HIGH 0x0072 |
| #define LR4_SYSTEM_THRESH_HIGH_HI 0x0072 |
| #define LR4_SYSTEM_THRESH_HIGH_LO 0x0073 |
| #define LR4_SYSTEM_THRESH_LOW 0x0074 |
| #define LR4_SYSTEM_THRESH_LOW_HI 0x0074 |
| #define LR4_SYSTEM_THRESH_LOW_LO 0x0075 |
| #define LR4_SYSTEM_THRESH_RATE_HIGH 0x0050 |
| #define LR4_SYSTEM_THRESH_RATE_HIGH_HI 0x0050 |
| #define LR4_SYSTEM_THRESH_RATE_HIGH_LO 0x0051 |
| #define LR4_SYSTEM_THRESH_RATE_LOW 0x0052 |
| #define LR4_SYSTEM_THRESH_RATE_LOW_HI 0x0052 |
| #define LR4_SYSTEM_THRESH_RATE_LOW_LO 0x0053 |