|
#define | NFC4_MODE_REG_WRITE 0x00 |
| NFC 4 Communication operation mode setting.
|
|
#define | NFC4_MODE_REG_READ 0x40 |
|
#define | NFC4_MODE_FIFO_LOAD 0x80 |
|
#define | NFC4_MODE_PT_MEM_LOAD_A_CFG 0xA0 |
|
#define | NFC4_MODE_PT_MEM_LOAD_F_CFG 0xA8 |
|
#define | NFC4_MODE_PT_MEM_LOAD_TSN_DATA 0xAC |
|
#define | NFC4_MODE_PT_MEM_READ 0xBF |
|
#define | NFC4_MODE_FIFO_READ 0x9F |
|
#define | NFC4_MODE_DIRECT_COMMAND 0xC0 |
|
#define | NFC4_IC_TYPE_CODE 0x05 |
| NFC 4 IC Identity default value.
|
|
#define | NFC4_IC_REVISION_CODE_MASK 0x07 |
|
#define | NFC4_IRQ_MASK_ALL 0xFFFFFFFF |
| NFC 4 IRQ masks.
|
|
#define | NFC4_IRQ_MASK_NONE 0x00000000 |
|
#define | NFC4_IRQ_MASK_OSC 0x00000080 |
|
#define | NFC4_IRQ_MASK_FWL 0x00000040 |
|
#define | NFC4_IRQ_MASK_RXS 0x00000020 |
|
#define | NFC4_IRQ_MASK_RXE 0x00000010 |
|
#define | NFC4_IRQ_MASK_TXE 0x00000008 |
|
#define | NFC4_IRQ_MASK_COL 0x00000004 |
|
#define | NFC4_IRQ_MASK_RX_REST 0x00000002 |
|
#define | NFC4_IRQ_MASK_RFU 0x00000001 |
|
#define | NFC4_IRQ_MASK_DCT 0x00008000 |
|
#define | NFC4_IRQ_MASK_NRE 0x00004000 |
|
#define | NFC4_IRQ_MASK_GPE 0x00002000 |
|
#define | NFC4_IRQ_MASK_EON 0x00001000 |
|
#define | NFC4_IRQ_MASK_EOF 0x00000800 |
|
#define | NFC4_IRQ_MASK_CAC 0x00000400 |
|
#define | NFC4_IRQ_MASK_CAT 0x00000200 |
|
#define | NFC4_IRQ_MASK_NFCT 0x00000100 |
|
#define | NFC4_IRQ_MASK_CRC 0x00800000 |
|
#define | NFC4_IRQ_MASK_PAR 0x00400000 |
|
#define | NFC4_IRQ_MASK_ERR2 0x00200000 |
|
#define | NFC4_IRQ_MASK_ERR1 0x00100000 |
|
#define | NFC4_IRQ_MASK_WT 0x00080000 |
|
#define | NFC4_IRQ_MASK_WAM 0x00040000 |
|
#define | NFC4_IRQ_MASK_WPH 0x00020000 |
|
#define | NFC4_IRQ_MASK_WCAP 0x00010000 |
|
#define | NFC4_IRQ_MASK_PPON2 0x80000000 |
|
#define | NFC4_IRQ_MASK_SL_WL 0x40000000 |
|
#define | NFC4_IRQ_MASK_APON 0x20000000 |
|
#define | NFC4_IRQ_MASK_RXE_PTA 0x10000000 |
|
#define | NFC4_IRQ_MASK_WU_F 0x08000000 |
|
#define | NFC4_IRQ_MASK_RFU2 0x04000000 |
|
#define | NFC4_IRQ_MASK_WU_A_X 0x02000000 |
|
#define | NFC4_IRQ_MASK_WU_A 0x01000000 |
|
#define | NFC4_TEST_REG_INDICATOR 0x0080 |
| NFC 4 Click analog config values.
|
|
#define | NFC4_ANALOG_CONFIG_LUT_NOT_FOUND 0xFF |
|
#define | NFC4_ANALOG_CONFIG_BITRATE_MASK 0x00F0 |
|
#define | NFC4_ANALOG_CONFIG_DIRECTION_MASK 0x000F |
|
#define | NFC4_ANALOG_CONFIG_BITRATE_SHIFT 4 |
|
#define | NFC4_ANALOG_CONFIG_DIRECTION_SHIFT 0 |
|
#define | NFC4_ANALOG_CONFIG_POLL 0x0000 |
|
#define | NFC4_ANALOG_CONFIG_LISTEN 0x8000 |
|
#define | NFC4_ANALOG_CONFIG_TECH_CHIP 0x0000 |
|
#define | NFC4_ANALOG_CONFIG_TECH_NFCA 0x0100 |
|
#define | NFC4_ANALOG_CONFIG_BITRATE_COMMON 0x0000 |
|
#define | NFC4_ANALOG_CONFIG_BITRATE_106 0x0010 |
|
#define | NFC4_ANALOG_CONFIG_TX 0x0001 |
|
#define | NFC4_ANALOG_CONFIG_RX 0x0002 |
|
#define | NFC4_ANALOG_CONFIG_ANTICOL 0x0003 |
|
#define | NFC4_ANALOG_CONFIG_CHIP_INIT 0x0000 |
|
#define | NFC4_ANALOG_CONFIG_CHIP_DEINIT 0x0001 |
|
#define | NFC4_ANALOG_CONFIG_CHIP_FIELD_ON 0x0002 |
|
#define | NFC4_ANALOG_CONFIG_CHIP_FIELD_OFF 0x0003 |
|
#define | NFC4_ANALOG_CONFIG_CHIP_POLL_COMMON 0x0008 |
|
#define | NFC4_1FC_IN_4096FC 4096U |
| NFC 4 Click RFAL macros.
|
|
#define | NFC4_1FC_IN_512FC 512U |
|
#define | NFC4_1FC_IN_64FC 64U |
|
#define | NFC4_1FC_IN_8FC 8U |
|
#define | NFC4_US_IN_MS 1000U |
|
#define | NFC4_1MS_IN_1FC 13560U |
|
#define | NFC4_BITS_IN_BYTE 8U |
|
#define | NFC4_CRC_LEN 2U |
|
#define | NFC4_RFAL_CONV_1FC_TO_64FC(T) ( uint32_t ) ( ( uint32_t ) ( T ) / NFC4_1FC_IN_64FC ) |
|
#define | NFC4_RFAL_CONV_64FC_TO_1FC(T) ( uint32_t ) ( ( uint32_t ) ( T ) * NFC4_1FC_IN_64FC ) |
|
#define | NFC4_RFAL_CONV_BITS_TO_BYTES(N) |
|
#define | NFC4_RFAL_CONV_BYTES_TO_BITS(N) ( uint32_t ) ( ( uint32_t) ( N ) * ( NFC4_BITS_IN_BYTE ) ) |
|
#define | NFC4_RFAL_CONV_1FC_TO_4096FC(T) ( uint32_t ) ( ( uint32_t) ( T ) / NFC4_1FC_IN_4096FC ) |
|
#define | NFC4_RFAL_CONV_4096FC_TO_1FC(T) ( uint32_t ) ( ( uint32_t) ( T ) * NFC4_1FC_IN_4096FC ) |
|
#define | NFC4_RFAL_CONV_1FC_TO_MS(T) ( uint32_t ) ( ( uint32_t) ( T ) / NFC4_1MS_IN_1FC ) |
|
#define | NFC4_RFAL_CONV_MS_TO_1FC(T) ( uint32_t ) ( ( uint32_t) ( T ) * NFC4_1MS_IN_1FC ) |
|
#define | NFC4_FWT_NONE 0xFFFFFFFFU |
|
#define | NFC4_FWT_ADJUSTMENT 64U |
|
#define | NFC4_FWT_A_ADJUSTMENT (512U + 64U) |
|
#define | NFC4_NRT_MAX_1FC NFC4_RFAL_CONV_4096FC_TO_1FC( 0xFFFFU ) |
|
#define | NFC4_MRT_MIN_1FC NFC4_RFAL_CONV_64FC_TO_1FC( 0x0004U ) |
|
#define | NFC4_NRT_DISABLED 0U |
|
#define | NFC4_NRT_MAX 0xFFFFU |
|
#define | NFC4_RFAL_CALC_NUM_BYTES(NBITS) ( ( ( uint32_t )( NBITS ) + 7U ) / 8U ) |
|
#define | NFC4_RFAL_CREATE_BYTE_FLAGS_TX_RX_CONTEXT(CTX, TB, TBL, RB, RBL, RDL, FL, T) |
| NFC 4 Click rfal create byte flags tx rx context macro.
|
|
#define | NFC4_NFCA_CASCADE_1_UID_LEN 4U |
| NFC 4 Click RFAL NFC macros.
|
|
#define | NFC4_NFCA_CASCADE_2_UID_LEN 7U |
|
#define | NFC4_NFCA_CASCADE_3_UID_LEN 10U |
|
#define | NFC4_NFC_MAX_DEVICES 5U |
|
#define | NFC4_THLD_DO_NOT_SET 0xFFU |
|
#define | NFC4_NFCA_FDTMIN 1620U |
|
#define | NFC4_RFAL_NFCA_CLN2_SEL_CMD(CL) ( uint8_t )( ( uint8_t )( NFC4_NFCA_CMD_SEL_CL1 ) + ( 2U * ( CL ) ) ) |
|
#define | NFC4_RFAL_NFCA_SEL_PAR(NBY, NBI) ( uint8_t )( ( ( ( NBY ) << 4U ) & 0xF0U ) | ( ( NBI ) &0x0FU ) ) |
|
#define | NFC4_RFAL_NFCA_NFC_ID_LEN_2CL(LEN) ( ( LEN ) / 5U ) |
|
#define | NFC4_NFCA_SLP_FWT NFC4_RFAL_CONV_MS_TO_1FC ( 1 ) |
|
#define | NFC4_NFCA_SLP_CMD 0x50U |
|
#define | NFC4_NFCA_SLP_BYTE2 0x00U |
|
#define | NFC4_NFCA_SLP_CMD_POS 0U |
|
#define | NFC4_NFCA_SLP_BYTE2_POS 1U |
|
#define | NFC4_NFCA_SDD_CT 0x88U |
|
#define | NFC4_NFCA_SDD_CT_LEN 1U |
|
#define | NFC4_NFCA_SLP_REQ_LEN 2U |
|
#define | NFC4_NFCA_SEL_CMD_LEN 1U |
|
#define | NFC4_NFCA_SEL_PAR_LEN 1U |
|
#define | NFC4_NFCA_SEL_SELPAR NFC4_RFAL_NFCA_SEL_PAR( 7U, 0U ) |
|
#define | NFC4_NFCA_BCC_LEN 1U |
|
#define | NFC4_NFCA_SDD_REQ_LEN ( NFC4_NFCA_SEL_CMD_LEN + NFC4_NFCA_SEL_PAR_LEN ) |
|
#define | NFC4_NFCA_SDD_RES_LEN ( NFC4_NFCA_CASCADE_1_UID_LEN + NFC4_NFCA_BCC_LEN ) |
|
#define | NFC4_NFCA_N_RETRANS 2U |
|
#define | NFC4_ISO14443A_SDD_RES_LEN 5U |
|
#define | NFC4_TXRX_FLAGS_DEFAULT |
|
#define | NFC4_FIFO_DEPTH 512U |
| NFC 4 Click NFC FIFO macros.
|
|
#define | NFC4_FIFO_STATUS_REG1 0U |
|
#define | NFC4_FIFO_STATUS_REG2 1U |
|
#define | NFC4_FIFO_STATUS_INVALID 0xFFU |
|
#define | NFC4_FIFO_IN_WL 200U |
|
#define | NFC4_FIFO_OUT_WL ( NFC4_FIFO_DEPTH - NFC4_FIFO_IN_WL ) |
|
#define | MAX(a, b) ( ( ( a ) > ( b ) ) ? ( a ) : ( b ) ) |
| NFC 4 Click global function macros.
|
|
#define | MIN(a, b) ( ( ( a ) < ( b ) ) ? ( a ) : ( b ) ) |
|
#define | EXIT_ON_ERR(r, f) |
|
#define | NFC4_IO_CFG_1_SINGLE ( 1U << 7 ) |
| NFC 4 Click register bits value.
|
|
#define | NFC4_IO_CFG_1_RFO2 ( 1U << 6 ) |
|
#define | NFC4_IO_CFG_1_I2C_THD1 ( 1U << 5 ) |
|
#define | NFC4_IO_CFG_1_I2C_THD0 ( 1U << 4 ) |
|
#define | NFC4_IO_CFG_1_I2C_THD_MASK ( 3U << 4 ) |
|
#define | NFC4_IO_CFG_1_I2C_THD_SHIFT ( 4U ) |
|
#define | NFC4_IO_CFG_1_RFU ( 1U << 3 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL1 ( 1U << 2 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL0 ( 1U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_DISABLED ( 3U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_13_56MHZ ( 2U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_4_78MHZ ( 1U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_3_39MHZ ( 0U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_MASK ( 3U << 1 ) |
|
#define | NFC4_IO_CFG_1_OUT_CL_SHIFT ( 1U ) |
|
#define | NFC4_IO_CFG_1_LF_CLK_OFF ( 1U << 0 ) |
|
#define | NFC4_IO_CFG_1_LF_CLK_OFF_ON ( 1U << 0 ) |
|
#define | NFC4_IO_CFG_1_LF_CLK_OFF_OFF ( 0U << 0 ) |
|
#define | NFC4_IO_CFG_2_SUP3V ( 1U << 7 ) |
|
#define | NFC4_IO_CFG_2_SUP3V_3V ( 1U << 7 ) |
|
#define | NFC4_IO_CFG_2_SUP3V_5V ( 0U << 7 ) |
|
#define | NFC4_IO_CFG_2_VSPD_OFF ( 1U << 6 ) |
|
#define | NFC4_IO_CFG_2_AAT_EN ( 1U << 5 ) |
|
#define | NFC4_IO_CFG_2_MISO_PD2 ( 1U << 4 ) |
|
#define | NFC4_IO_CFG_2_MISO_PD1 ( 1U << 3 ) |
|
#define | NFC4_IO_CFG_2_IO_DRV_LVL ( 1U << 2 ) |
|
#define | NFC4_IO_CFG_2_SLOW_UP ( 1U << 0 ) |
|
#define | NFC4_ISO14443A_NFC_NO_TX_PAR ( 1U << 7 ) |
|
#define | NFC4_ISO14443A_NFC_NO_TX_PAR_OFF ( 0U << 7 ) |
|
#define | NFC4_ISO14443A_NFC_NO_RX_PAR ( 1U << 6 ) |
|
#define | NFC4_ISO14443A_NFC_NO_RX_PAR_OFF ( 0U << 6 ) |
|
#define | NFC4_ISO14443A_NFC_NFC_F0 ( 1U << 5 ) |
|
#define | NFC4_ISO14443A_NFC_NFC_F0_OFF ( 0U << 5 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN3 ( 1U << 4 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN2 ( 1U << 3 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN1 ( 1U << 2 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN0 ( 1U << 1 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN_MASK ( 0xFU << 1 ) |
|
#define | NFC4_ISO14443A_NFC_P_LEN_SHIFT ( 1U ) |
|
#define | NFC4_ISO14443A_NFC_ANTCL ( 1U << 0 ) |
|
#define | NFC4_RX_CFG_2_DEMOD_MODE ( 1U << 7 ) |
|
#define | NFC4_RX_CFG_2_AMD_SEL ( 1U << 6 ) |
|
#define | NFC4_RX_CFG_2_AMD_SEL_MIXER ( 1U << 6 ) |
|
#define | NFC4_RX_CFG_2_AMD_SEL_PEAK ( 0U << 6 ) |
|
#define | NFC4_RX_CFG_2_SQM_DYN ( 1U << 5 ) |
|
#define | NFC4_RX_CFG_2_PULZ_61 ( 1U << 4 ) |
|
#define | NFC4_RX_CFG_2_AGC_EN ( 1U << 3 ) |
|
#define | NFC4_RX_CFG_2_AGC_M ( 1U << 2 ) |
|
#define | NFC4_RX_CFG_2_AGC_ALG ( 1U << 1 ) |
|
#define | NFC4_RX_CFG_2_AGC6_3 ( 1U << 0 ) |
|
#define | NFC4_OP_CTRL_EN ( 1U << 7 ) |
|
#define | NFC4_OP_CTRL_RX_EN ( 1U << 6 ) |
|
#define | NFC4_OP_CTRL_RX_CHN ( 1U << 5 ) |
|
#define | NFC4_OP_CTRL_RX_MAN ( 1U << 4 ) |
|
#define | NFC4_OP_CTRL_TX_EN ( 1U << 3 ) |
|
#define | NFC4_OP_CTRL_WU ( 1U << 2 ) |
|
#define | NFC4_OP_CTRL_EN_FD_C1 ( 1U << 1 ) |
|
#define | NFC4_OP_CTRL_EN_FD_C0 ( 1U << 0 ) |
|
#define | NFC4_OP_CTRL_EN_FD_EFD_OFF ( 0U << 0 ) |
|
#define | NFC4_OP_CTRL_EN_FD_MANUAL_EFD_CA ( 1U << 0 ) |
|
#define | NFC4_OP_CTRL_EN_FD_MANUAL_EFD_PDT ( 2U << 0 ) |
|
#define | NFC4_OP_CTRL_EN_FD_AUTO_EFD ( 3U << 0 ) |
|
#define | NFC4_OP_CTRL_EN_FD_SHIFT ( 0U ) |
|
#define | NFC4_OP_CTRL_EN_FD_MASK ( 3U << 0 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RFU1 ( 1U << 7 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RFU0 ( 1U << 6 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RATE1 ( 1U << 5 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RATE0 ( 1U << 4 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RATE_MASK ( 0x3U << 4 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NFC_RATE_SHIFT ( 4U ) |
|
#define | NFC4_NFCIP1_BIT_RATE_PPT2_ON ( 1U << 3 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_GPT_ON ( 1U << 2 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_NRT_ON ( 1U << 1 ) |
|
#define | NFC4_NFCIP1_BIT_RATE_MRT_ON ( 1U << 0 ) |
|
#define | NFC4_AUX_DISPLAY_A_CHA ( 1U << 7 ) |
|
#define | NFC4_AUX_DISPLAY_EFD_O ( 1U << 6 ) |
|
#define | NFC4_AUX_DISPLAY_TX_ON ( 1U << 5 ) |
|
#define | NFC4_AUX_DISPLAY_OSC_OK ( 1U << 4 ) |
|
#define | NFC4_AUX_DISPLAY_RX_ON ( 1U << 3 ) |
|
#define | NFC4_AUX_DISPLAY_RX_ACT ( 1U << 2 ) |
|
#define | NFC4_AUX_DISPLAY_EN_PEER ( 1U << 1 ) |
|
#define | NFC4_AUX_DISPLAY_EN_AC ( 1U << 0 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_B9 ( 1U << 7 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_B8 ( 1U << 6 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_B_MASK ( 3U << 6 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_B_SHIFT ( 6U ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_UNF ( 1U << 5 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_OVR ( 1U << 4 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_LB2 ( 1U << 3 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_LB1 ( 1U << 2 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_LB0 ( 1U << 1 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_LB_MASK ( 7U << 1 ) |
|
#define | NFC4_FIFO_STATUS2_FIFO_LB_SHIFT ( 1U ) |
|
#define | NFC4_FIFO_STATUS2_NP_LB ( 1U << 0 ) |
|
#define | NFC4_MODE_TARG ( 1U << 7 ) |
|
#define | NFC4_MODE_TARG_TARG ( 1U << 7 ) |
|
#define | NFC4_MODE_TARG_INIT ( 0U << 7 ) |
|
#define | NFC4_MODE_OM3 ( 1U << 6 ) |
|
#define | NFC4_MODE_OM2 ( 1U << 5 ) |
|
#define | NFC4_MODE_OM1 ( 1U << 4 ) |
|
#define | NFC4_MODE_OM0 ( 1U << 3 ) |
|
#define | NFC4_MODE_OM_BPSK_STREAM ( 0xFU << 3 ) |
|
#define | NFC4_MODE_OM_SUBCARRIER_STREAM ( 0xEU << 3 ) |
|
#define | NFC4_MODE_OM_TOPAZ ( 0x4U << 3 ) |
|
#define | NFC4_MODE_OM_FELICA ( 0x3U << 3 ) |
|
#define | NFC4_MODE_OM_ISO14443B ( 0x2U << 3 ) |
|
#define | NFC4_MODE_OM_ISO14443A ( 0x1U << 3 ) |
|
#define | NFC4_MODE_OM_TARG_NFCA ( 0x1U << 3 ) |
|
#define | NFC4_MODE_OM_TARG_NFCB ( 0x2U << 3 ) |
|
#define | NFC4_MODE_OM_TARG_NFCF ( 0x4U << 3 ) |
|
#define | NFC4_MODE_OM_TARG_NFCIP ( 0x7U << 3 ) |
|
#define | NFC4_MODE_OM_NFC ( 0x0U << 3 ) |
|
#define | NFC4_MODE_OM_MASK ( 0xFU << 3 ) |
|
#define | NFC4_MODE_OM_SHIFT ( 3U ) |
|
#define | NFC4_MODE_TR_AM ( 1U << 2 ) |
|
#define | NFC4_MODE_TR_AM_OOK ( 0U << 2 ) |
|
#define | NFC4_MODE_TR_AM_AM ( 1U << 2 ) |
|
#define | NFC4_MODE_NFC_AR1 ( 1U << 1 ) |
|
#define | NFC4_MODE_NFC_AR0 ( 1U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_OFF ( 0U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_AUTO_RX ( 1U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_EOF ( 2U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_RFU ( 3U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_MASK ( 3U << 0 ) |
|
#define | NFC4_MODE_NFC_AR_SHIFT ( 0U ) |
|
#define | NFC4_BIT_RATE_TXRATE_106 ( 0x0U << 4 ) |
|
#define | NFC4_BIT_RATE_TXRATE_212 ( 0x1U << 4 ) |
|
#define | NFC4_BIT_RATE_TXRATE_424 ( 0x2U << 4 ) |
|
#define | NFC4_BIT_RATE_TXRATE_848 ( 0x3U << 4 ) |
|
#define | NFC4_BIT_RATE_TXRATE_MASK ( 0x3U << 4 ) |
|
#define | NFC4_BIT_RATE_TXRATE_SHIFT ( 4U ) |
|
#define | NFC4_BIT_RATE_RXRATE_106 ( 0x0U << 0 ) |
|
#define | NFC4_BIT_RATE_RXRATE_212 ( 0x1U << 0 ) |
|
#define | NFC4_BIT_RATE_RXRATE_424 ( 0x2U << 0 ) |
|
#define | NFC4_BIT_RATE_RXRATE_848 ( 0x3U << 0 ) |
|
#define | NFC4_BIT_RATE_RXRATE_MASK ( 0x3U << 0 ) |
|
#define | NFC4_BIT_RATE_RXRATE_SHIFT ( 0U ) |
|
#define | NFC4_AUX_MOD_DIS_REG_AM ( 1U << 7 ) |
|
#define | NFC4_AUX_MOD_LM_EXT_POL ( 1U << 6 ) |
|
#define | NFC4_AUX_MOD_LM_EXT ( 1U << 5 ) |
|
#define | NFC4_AUX_MOD_LM_DRI ( 1U << 4 ) |
|
#define | NFC4_AUX_MOD_RES_AM ( 1U << 3 ) |
|
#define | NFC4_AUX_MOD_RFU2 ( 1U << 2 ) |
|
#define | NFC4_AUX_MOD_RFU1 ( 1U << 1 ) |
|
#define | NFC4_AUX_MOD_RFU0 ( 1U << 0 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_3 ( 1U << 7 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_2 ( 1U << 6 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_1 ( 1U << 5 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_0 ( 1U << 4 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_MASK ( 0xFU << 4 ) |
|
#define | NFC4_PASSIVE_TARGET_FDEL_SHIFT ( 4U ) |
|
#define | NFC4_PASSIVE_TARGET_D_AC_AP2P ( 1U << 3 ) |
|
#define | NFC4_PASSIVE_TARGET_D_212_424_1R ( 1U << 2 ) |
|
#define | NFC4_PASSIVE_TARGET_RFU ( 1U << 1 ) |
|
#define | NFC4_PASSIVE_TARGET_D_106_AC_A ( 1U << 0 ) |
|
#define | NFC4_PT_MOD_PTM_RES3 ( 1U << 7 ) |
|
#define | NFC4_PT_MOD_PTM_RES2 ( 1U << 6 ) |
|
#define | NFC4_PT_MOD_PTM_RES1 ( 1U << 5 ) |
|
#define | NFC4_PT_MOD_PTM_RES0 ( 1U << 4 ) |
|
#define | NFC4_PT_MOD_PTM_RES_MASK ( 0xFU << 4 ) |
|
#define | NFC4_PT_MOD_PTM_RES_SHIFT ( 4U ) |
|
#define | NFC4_PT_MOD_PT_RES3 ( 1U << 3 ) |
|
#define | NFC4_PT_MOD_PT_RES2 ( 1U << 2 ) |
|
#define | NFC4_PT_MOD_PT_RES1 ( 1U << 1 ) |
|
#define | NFC4_PT_MOD_PT_RES0 ( 1U << 0 ) |
|
#define | NFC4_PT_MOD_PT_RES_MASK ( 0xFU << 0 ) |
|
#define | NFC4_PT_MOD_PT_RES_SHIFT ( 0U ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_EMV ( 1U << 7 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_EMV_ON ( 1U << 7 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_EMV_OFF ( 0U << 7 ) |
|
#define | NFC4_EMD_SUP_CFG_RX_START_EMV ( 1U << 6 ) |
|
#define | NFC4_EMD_SUP_CFG_RX_START_EMV_ON ( 1U << 6 ) |
|
#define | NFC4_EMD_SUP_CFG_RX_START_EMV_OFF ( 0U << 6 ) |
|
#define | NFC4_EMD_SUP_CFG_RFU1 ( 1U << 5 ) |
|
#define | NFC4_EMD_SUP_CFG_RFU0 ( 1U << 4 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD3 ( 1U << 3 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD2 ( 1U << 2 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD1 ( 1U << 1 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD0 ( 1U << 0 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD_MASK ( 0xFU << 0 ) |
|
#define | NFC4_EMD_SUP_CFG_EMD_THLD_SHIFT ( 0U ) |
|
#define | NFC4_AUX_NO_CRC_RX ( 1U << 7 ) |
|
#define | NFC4_AUX_RFU ( 1U << 6 ) |
|
#define | NFC4_AUX_NFC_ID1 ( 1U << 5 ) |
|
#define | NFC4_AUX_NFC_ID0 ( 1U << 4 ) |
|
#define | NFC4_AUX_NFC_ID_7BYTES ( 1U << 4 ) |
|
#define | NFC4_AUX_NFC_ID_4BYTES ( 0U << 4 ) |
|
#define | NFC4_AUX_NFC_ID_MASK ( 3U << 4 ) |
|
#define | NFC4_AUX_NFC_ID_SHIFT ( 4U ) |
|
#define | NFC4_AUX_MFAZ_CL90 ( 1U << 3 ) |
|
#define | NFC4_AUX_DIS_CORR ( 1U << 2 ) |
|
#define | NFC4_AUX_DIS_CORR_COHERENT ( 1U << 2 ) |
|
#define | NFC4_AUX_DIS_CORR_CORRELATOR ( 0U << 2 ) |
|
#define | NFC4_AUX_NFC_N1 ( 1U << 1 ) |
|
#define | NFC4_AUX_NFC_N0 ( 1U << 0 ) |
|
#define | NFC4_AUX_NFC_N_MASK ( 3U << 0 ) |
|
#define | NFC4_AUX_NFC_N_SHIFT ( 0U ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC2 ( 1U << 7 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC1 ( 1U << 6 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC0 ( 1U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_NO_TRIGGER ( 0U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_ERX ( 1U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_SRX ( 2U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_ETX_NFC ( 3U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_MASK ( 7U << 5 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_GPTC_SHIFT ( 5U ) |
|
#define | NFC4_TIMER_EMV_CONTROL_RFU ( 1U << 4 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_MRT_STEP ( 1U << 3 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_MRT_STEP_512 ( 1U << 3 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_MRT_STEP_64 ( 0U << 3 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_NFC ( 1U << 2 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_NFC_ON ( 1U << 2 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_NFC_OFF ( 0U << 2 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_EMV ( 1U << 1 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_EMV_ON ( 1U << 1 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_EMV_OFF ( 0U << 1 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_STEP ( 1U << 0 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_STEP_64FC ( 0U << 0 ) |
|
#define | NFC4_TIMER_EMV_CONTROL_NRT_STEP_4096_FC ( 1U << 0 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE3 ( 1U << 7 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE2 ( 1U << 6 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE1 ( 1U << 5 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE0 ( 1U << 4 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE_MASK ( 0x FU << 4 ) |
|
#define | NFC4_COLLISION_STATUS_C_BYTE_SHIFT ( 4U ) |
|
#define | NFC4_COLLISION_STATUS_C_BIT2 ( 1U << 3 ) |
|
#define | NFC4_COLLISION_STATUS_C_BIT1 ( 1U << 2 ) |
|
#define | NFC4_COLLISION_STATUS_C_BIT0 ( 1U << 1 ) |
|
#define | NFC4_COLLISION_STATUS_C_PB ( 1U << 0 ) |
|
#define | NFC4_COLLISION_STATUS_C_BIT_MASK ( 3U << 1 ) |
|
#define | NFC4_COLLISION_STATUS_C_BIT_SHIFT ( 1U ) |
|
#define | NFC4_CORR_CFG_1_CORR_S7 ( 1U << 7 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S6 ( 1U << 6 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S5 ( 1U << 5 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S4 ( 1U << 4 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S3 ( 1U << 3 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S2 ( 1U << 2 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S1 ( 1U << 1 ) |
|
#define | NFC4_CORR_CFG_1_CORR_S0 ( 1U << 0 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD3 ( 1U << 7 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD2 ( 1U << 6 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD1 ( 1U << 5 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD0 ( 1U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_5PERCENT ( 0x0U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_6PERCENT ( 0x1U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_7PERCENT ( 0x2U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_8PERCENT ( 0x3U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_9PERCENT ( 0x4U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_10PERCENT ( 0x5U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_11PERCENT ( 0x6U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_12PERCENT ( 0x7U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_13PERCENT ( 0x8U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_14PERCENT ( 0x9U << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_15PERCENT ( 0xAU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_17PERCENT ( 0xBU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_19PERCENT ( 0xCU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_22PERCENT ( 0xDU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_26PERCENT ( 0xEU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_40PERCENT ( 0xFU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_MASK ( 0xFU << 4 ) |
|
#define | NFC4_TX_DRIVER_AM_MOD_SHIFT ( 4U ) |
|
#define | NFC4_TX_DRIVER_D_RES3 ( 1U << 3 ) |
|
#define | NFC4_TX_DRIVER_D_RES2 ( 1U << 2 ) |
|
#define | NFC4_TX_DRIVER_D_RES1 ( 1U << 1 ) |
|
#define | NFC4_TX_DRIVER_D_RES0 ( 1U << 0 ) |
|
#define | NFC4_TX_DRIVER_D_RES_MASK ( 0xFU << 0 ) |
|
#define | NFC4_TX_DRIVER_D_RES_SHIFT ( 0U ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_L2A ( 1U << 6 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_L1A ( 1U << 5 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_L0A ( 1U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_75MV ( 0x0U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_105MV ( 0x1U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_150MV ( 0x2U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_205MV ( 0x3U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_290MV ( 0x4U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_400MV ( 0x5U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_560MV ( 0x6U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_800MV ( 0x7U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_MASK ( 7U << 4 ) |
|
#define | NFC4_FIELD_THLD_ACT_TRG_SHIFT ( 4U ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_T3A ( 1U << 3 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_T2A ( 1U << 2 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_T1A ( 1U << 1 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_T0A ( 1U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_75MV ( 0x0U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_105MV ( 0x1U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_150MV ( 0x2U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_205MV ( 0x3U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_290MV ( 0x4U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_400MV ( 0x5U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_560MV ( 0x6U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_800MV ( 0x7U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_25MV ( 0x8U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_33MV ( 0x9U << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_47MV ( 0xAU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_64MV ( 0xBU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_90MV ( 0xCU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_125MV ( 0xDU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_175MV ( 0xEU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_250MV ( 0xFU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_MASK ( 0xFU << 0 ) |
|
#define | NFC4_FIELD_THLD_ACT_RFE_SHIFT ( 0U ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_L2D ( 1U << 6 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_L1D ( 1U << 5 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_L0D ( 1U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_75MV ( 0x0U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_105MV ( 0x1U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_150MV ( 0x2U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_205MV ( 0x3U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_290MV ( 0x4U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_400MV ( 0x5U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_560MV ( 0x6U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_800MV ( 0x7U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_MASK ( 7U << 4 ) |
|
#define | NFC4_FIELD_THLD_DEACT_TRG_SHIFT ( 4U ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_T3D ( 1U << 3 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_T2D ( 1U << 2 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_T1D ( 1U << 1 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_T0D ( 1U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_75MV ( 0x0U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_105MV ( 0x1U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_150MV ( 0x2U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_205MV ( 0x3U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_290MV ( 0x4U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_400MV ( 0x5U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_560MV ( 0x6U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_800MV ( 0x7U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_25MV ( 0x8U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_33MV ( 0x9U << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_47MV ( 0xAU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_64MV ( 0xBU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_90MV ( 0xCU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_125MV ( 0xDU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_175MV ( 0xEU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_250MV ( 0xFU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_MASK ( 0xFU << 0 ) |
|
#define | NFC4_FIELD_THLD_DEACT_RFE_SHIFT ( 0U ) |
|
#define | NFC4_REGULATOR_CTRL_REG_S ( 1U << 7 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_3 ( 1U << 6 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_2 ( 1U << 5 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_1 ( 1U << 4 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_0 ( 1U << 3 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_MASK ( 0xFU << 3 ) |
|
#define | NFC4_REGULATOR_CTRL_REGE_SHIFT ( 3U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV2 ( 2U << 2 ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV1 ( 1U << 1 ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV0 ( 1U << 0 ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_VDD ( 0U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_VDD_A ( 1U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_VDD_D ( 2U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_VDD_RF ( 3U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_VDD_AM ( 4U ) |
|
#define | NFC4_REGULATOR_CTRL_RFU ( 5U ) |
|
#define | NFC4_REGULATOR_CTRL_RFU1 ( 6U ) |
|
#define | NFC4_REGULATOR_CTRL_RFU2 ( 7U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_MASK ( 7U ) |
|
#define | NFC4_REGULATOR_CTRL_MPSV_SHIFT ( 0U ) |
|
#define | NFC4_SET_DEV_ADDR 0x50 |
| NFC 4 device address setting.
|
|
#define | NFC4_SET_DATA_SAMPLE_EDGE SET_SPI_DATA_SAMPLE_EDGE |
| Data sample selection.
|
|
#define | NFC4_SET_DATA_SAMPLE_MIDDLE SET_SPI_DATA_SAMPLE_MIDDLE |
|
Settings for registers of NFC 4 Click driver.