|
#define | RS232TOI2C_GPIO_SUB_CMD_DIR 0x01 |
| RS232 to I2C GPIO config.
|
|
#define | RS232TOI2C_GPIO_SUB_CMD_PULL_UP 0x02 |
|
#define | RS232TOI2C_GPIO_SUB_CMD_OPEN_DRAIN 0x03 |
|
#define | RS232TOI2C_GPIO_SUB_CMD_DEBOUNCE 0x04 |
|
#define | RS232TOI2C_GPIO_SUB_CMD_INTERRUPT 0x05 |
|
#define | RS232TOI2C_GPIO_SUB_CMD_RESET_DEFAULT 0x0A |
|
#define | RS232TOI2C_GPIO_MASK_NONE 0x00 |
| RS232 to I2C GPIO bit mask.
|
|
#define | RS232TOI2C_GPIO_0_MASK 0x01 |
|
#define | RS232TOI2C_GPIO_1_MASK 0x02 |
|
#define | RS232TOI2C_GPIO_2_MASK 0x04 |
|
#define | RS232TOI2C_GPIO_MASK_ALL 0x07 |
|
#define | RS232TOI2C_UART_SUB_CMD_DATABITS 0x01 |
| RS232 to I2C UART config sub cmd.
|
|
#define | RS232TOI2C_UART_SUB_CMD_PARITY 0x02 |
|
#define | RS232TOI2C_UART_SUB_CMD_STOP_BITS 0x03 |
|
#define | RS232TOI2C_UART_SUB_CMD_FLOW_CONTROL 0x04 |
|
#define | RS232TOI2C_UART_SUB_CMD_RESET_FIFO 0x06 |
|
#define | RS232TOI2C_UART_SUB_CMD_LOOPBACK 0x08 |
|
#define | RS232TOI2C_UART_SUB_CMD_RESET_DEFAULT 0x0A |
|
#define | RS232TOI2C_UART_DATABITS_5 0x00 |
| RS232 to I2C UART config databits.
|
|
#define | RS232TOI2C_UART_DATABITS_6 0x01 |
|
#define | RS232TOI2C_UART_DATABITS_7 0x02 |
|
#define | RS232TOI2C_UART_DATABITS_8 0x03 |
|
#define | RS232TOI2C_UART_DATABITS_9 0x07 |
|
#define | RS232TOI2C_UART_PARITY_NONE 0x00 |
| RS232 to I2C UART config parity.
|
|
#define | RS232TOI2C_UART_PARITY_ODD 0x03 |
|
#define | RS232TOI2C_UART_PARITY_EVEN 0x02 |
|
#define | RS232TOI2C_UART_STOP_BIT_1 0x00 |
| RS232 to I2C UART config stop bit.
|
|
#define | RS232TOI2C_UART_STOP_BIT_2 0x01 |
|
#define | RS232TOI2C_UART_FLOW_CONTROL_NONE 0x00 |
| RS232 to I2C UART config flow control.
|
|
#define | RS232TOI2C_UART_FLOW_CONTROL_HARDWARE 0x01 |
|
#define | RS232TOI2C_UART_FLOW_CONTROL_SOFTWARE 0x02 |
|
#define | RS232TOI2C_UART_RESET_TX_FIFO 0x01 |
| RS232 to I2C UART config reset fifo.
|
|
#define | RS232TOI2C_UART_RESET_RX_FIFO 0x02 |
|
#define | RS232TOI2C_UART_LOOPBACK_OFF 0x00 |
| RS232 to I2C UART config loopback.
|
|
#define | RS232TOI2C_UART_LOOPBACK_ON 0x01 |
|
#define | RS232TOI2C_UART_DISABLE_RX_TX 0x00 |
| RS232 to I2C UART enable bits.
|
|
#define | RS232TOI2C_UART_ENABLE_RX 0x01 |
|
#define | RS232TOI2C_UART_ENABLE_TX 0x02 |
|
#define | RS232TOI2C_UART_ENABLE_RX_TX 0x03 |
|
#define | RS232TOI2C_UART_STATUS_PARITY_ERROR 0x01 |
| RS232 to I2C uart status bit mask.
|
|
#define | RS232TOI2C_UART_STATUS_FRAME_ERROR 0x02 |
|
#define | RS232TOI2C_UART_STATUS_OVERRUN_ERROR 0x04 |
|
#define | RS232TOI2C_UART_STATUS_BREAK_RECEIVED 0x08 |
|
#define | RS232TOI2C_UART_STATUS_RX_EMPTY 0x20 |
|
#define | RS232TOI2C_UART_STATUS_TX_FULL 0x40 |
|
#define | RS232TOI2C_UART_STATUS_TX_EMPTY 0x80 |
|
#define | RS232TOI2C_INTERRUPT_TX_RX_ERROR 0x01 |
| RS232 to I2C enable interrupt bit mask.
|
|
#define | RS232TOI2C_INTERRUPT_RX_FULL 0x02 |
|
#define | RS232TOI2C_INTERRUPT_RX_WATERMARK 0x04 |
|
#define | RS232TOI2C_INTERRUPT_RX_DATA 0x08 |
|
#define | RS232TOI2C_INTERRUPT_TX_FULL 0x20 |
|
#define | RS232TOI2C_INTERRUPT_TX_WATERMARK 0x40 |
|
#define | RS232TOI2C_INTERRUPT_TX_EMPTY 0x80 |
|
#define | RS232TOI2C_EEPROM_PAGE_SIZE 32 |
| RS232 to I2C EEPROM range values.
|
|
#define | RS232TOI2C_EEPROM_PAGE_NUM 16 |
|
#define | RS232TOI2C_EEPROM_SIZE 512 |
|
#define | RS232TOI2C_CMD_ACCESS_BIT 0x08 |
| RS232 to I2C CMD Access bit mask.
|
|
#define | RS232TOI2C_SET_DEV_ADDR_A2_GND 0x53 |
| RS232 to I2C device address setting.
|
|
#define | RS232TOI2C_SET_DEV_ADDR_A2_VCC 0x57 |
|