templog5 2.0.0.0
|
Macros | |
#define | TEMPLOG5_CAP_EVSD_FROZEN 0x0000 |
#define | TEMPLOG5_CAP_EVSD_CLEARD 0x0080 |
#define | TEMPLOG5_CAP_TMOUT_10ms_60ms 0x0000 |
#define | TEMPLOG5_CAP_TMOUT_25ms_35ms 0x0040 |
#define | TEMPLOG5_CAP_RSWP_NOT_EXPLICITLY_STATED 0x0000 |
#define | TEMPLOG5_CAP_RSWP_EXPLICITLY_STATED 0x0020 |
#define | TEMPLOG5_CAP_TEMP_RES_9bit 0x0000 |
#define | TEMPLOG5_CAP_TEMP_RES_10bit 0x0008 |
#define | TEMPLOG5_CAP_TEMP_RES_11bit 0x0010 |
#define | TEMPLOG5_CAP_TEMP_RES_12bit 0x0018 |
#define | TEMPLOG5_CAP_POS_TEMP_ONLY 0x0000 |
#define | TEMPLOG5_CAP_POS_AND_NEG_TEMP 0x0004 |
#define | TEMPLOG5_CAP_ACC_CLASS_C 0x0000 |
#define | TEMPLOG5_CAP_ACC_CLASS_B 0x0002 |
#define | TEMPLOG5_CAP_EV_CRITICAL_TEMP_ONLY 0x0000 |
#define | TEMPLOG5_CAP_EV_ALARM_AND_CRITICAL_TEMP 0x0001 |
#define TEMPLOG5_CAP_ACC_CLASS_B 0x0002 |
#define TEMPLOG5_CAP_ACC_CLASS_C 0x0000 |
#define TEMPLOG5_CAP_EV_ALARM_AND_CRITICAL_TEMP 0x0001 |
#define TEMPLOG5_CAP_EV_CRITICAL_TEMP_ONLY 0x0000 |
#define TEMPLOG5_CAP_EVSD_CLEARD 0x0080 |
#define TEMPLOG5_CAP_EVSD_FROZEN 0x0000 |
#define TEMPLOG5_CAP_POS_AND_NEG_TEMP 0x0004 |
#define TEMPLOG5_CAP_POS_TEMP_ONLY 0x0000 |
#define TEMPLOG5_CAP_RSWP_EXPLICITLY_STATED 0x0020 |
#define TEMPLOG5_CAP_RSWP_NOT_EXPLICITLY_STATED 0x0000 |
#define TEMPLOG5_CAP_TEMP_RES_10bit 0x0008 |
#define TEMPLOG5_CAP_TEMP_RES_11bit 0x0010 |
#define TEMPLOG5_CAP_TEMP_RES_12bit 0x0018 |
#define TEMPLOG5_CAP_TEMP_RES_9bit 0x0000 |
#define TEMPLOG5_CAP_TMOUT_10ms_60ms 0x0000 |
#define TEMPLOG5_CAP_TMOUT_25ms_35ms 0x0040 |