|
#define | ADSWIO3_REG_NOP 0x00 |
| AD-SWIO 3 description register.
|
|
#define | ADSWIO3_REG_CH_FUNC_SETUP 0x01 |
|
#define | ADSWIO3_REG_ADC_CONFIG 0x02 |
|
#define | ADSWIO3_REG_PWR_OPTIM_CONFIG 0x03 |
|
#define | ADSWIO3_REG_DIN_CONFIG1 0x04 |
|
#define | ADSWIO3_REG_DIN_CONFIG2 0x05 |
|
#define | ADSWIO3_REG_OUTPUT_CONFIG 0x06 |
|
#define | ADSWIO3_REG_RTD3W4W_CONFIG 0x07 |
|
#define | ADSWIO3_REG_DO_INT_CONFIG 0x08 |
|
#define | ADSWIO3_REG_DO_EXT_CONFIG 0x09 |
|
#define | ADSWIO3_REG_I_BURNOUT_CONFIG 0x0A |
|
#define | ADSWIO3_REG_DAC_CODE 0x0B |
|
#define | ADSWIO3_REG_DAC_ACTIVE 0x0D |
|
#define | ADSWIO3_REG_GPIO_CONFIG0 0x35 |
|
#define | ADSWIO3_REG_GPIO_CONFIG1 0x36 |
|
#define | ADSWIO3_REG_GPIO_CONFIG2 0x37 |
|
#define | ADSWIO3_REG_GPIO_CONFIG3 0x38 |
|
#define | ADSWIO3_REG_FET_LKG_COMP 0x39 |
|
#define | ADSWIO3_REG_CHARGE_PUMP 0x3A |
|
#define | ADSWIO3_REG_ADC_CONV_CTRL 0x3B |
|
#define | ADSWIO3_REG_DIAG_ASSIGN 0x3C |
|
#define | ADSWIO3_REG_DIN_COMP_OUT 0x40 |
|
#define | ADSWIO3_REG_ALERT_STATUS 0x41 |
|
#define | ADSWIO3_REG_LIVE_STATUS 0x42 |
|
#define | ADSWIO3_REG_ADC_RESULT1 0x44 |
|
#define | ADSWIO3_REG_ADC_RESULT2 0x46 |
|
#define | ADSWIO3_REG_ADC_DIAG_RESULT0 0x53 |
|
#define | ADSWIO3_REG_ADC_DIAG_RESULT1 0x54 |
|
#define | ADSWIO3_REG_ADC_DIAG_RESULT2 0x55 |
|
#define | ADSWIO3_REG_ADC_DIAG_RESULT3 0x56 |
|
#define | ADSWIO3_REG_DIN_COUNTER 0x57 |
|
#define | ADSWIO3_REG_SUPPLY_ALERT_STATUS 0x5B |
|
#define | ADSWIO3_REG_ALERT_MASK 0x5F |
|
#define | ADSWIO3_REG_SUPPLY_ALERT_MASK 0x60 |
|
#define | ADSWIO3_REG_READ_SELECT 0x64 |
|
#define | ADSWIO3_REG_BURST_READ_SEL 0x65 |
|
#define | ADSWIO3_REG_PPC_TX 0x66 |
|
#define | ADSWIO3_REG_PPC_ACTIVE 0x6E |
|
#define | ADSWIO3_REG_THERM_RST 0x77 |
|
#define | ADSWIO3_REG_CMD_KEY 0x78 |
|
#define | ADSWIO3_REG_SCRATCH_0 0x79 |
|
#define | ADSWIO3_REG_SCRATCH_1 0x7A |
|
#define | ADSWIO3_REG_SILICON_REV 0x7B |
|
#define | ADSWIO3_REG_SILICON_ID0 0x7C |
|
#define | ADSWIO3_REG_SILICON_ID1 0x7D |
|
#define | ADSWIO3_REG_SILICON_ID2 0x7E |
|
#define | ADSWIO3_REG_SILICON_ID3 0x7F |
|
#define | ADSWIO3_REG_HART_ALERT_STATUS 0x80 |
|
#define | ADSWIO3_REG_HART_RX 0x81 |
|
#define | ADSWIO3_REG_HART_TX 0x82 |
|
#define | ADSWIO3_REG_HART_FCR 0x83 |
|
#define | ADSWIO3_REG_HART_MCR 0x84 |
|
#define | ADSWIO3_REG_HART_RFC 0x85 |
|
#define | ADSWIO3_REG_HART_TFC 0x86 |
|
#define | ADSWIO3_REG_HART_ALERT_MASK 0x87 |
|
#define | ADSWIO3_REG_HART_CONFIG 0x88 |
|
#define | ADSWIO3_REG_HART_EVDET_COUNT 0x89 |
|
#define | ADSWIO3_CH_FUNC_SETUP_ADC 0x00 |
| AD-SWIO 3 function setup selection.
|
|
#define | ADSWIO3_CH_FUNC_SETUP_VTG_OUT 0x01 |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_OUT 0x02 |
|
#define | ADSWIO3_CH_FUNC_SETUP_VTG_IN 0x03 |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_IN_EXT 0x04 |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_IN_LOOP 0x05 |
|
#define | ADSWIO3_CH_FUNC_SETUP_2WIRE_RES_MEASURE 0x06 |
|
#define | ADSWIO3_CH_FUNC_SETUP_3WIRE_RES_MEASURE 0x07 |
|
#define | ADSWIO3_CH_FUNC_SETUP_DIGI_IN_LOG 0x08 |
|
#define | ADSWIO3_CH_FUNC_SETUP_DIGI_IN_LOOP 0x09 |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_OUT_HART 0x0A |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_IN_HART_EXT 0x0B |
|
#define | ADSWIO3_CH_FUNC_SETUP_CURR_IN_HART_LOOP 0x0C |
|
#define | ADSWIO3_DIAG_ASSIGN_AGND 0x00 |
| AD-SWIO 3 diagnostics select.
|
|
#define | ADSWIO3_DIAG_ASSIGN_TEMP_SENS 0x01 |
|
#define | ADSWIO3_DIAG_ASSIGN_DVCC 0x02 |
|
#define | ADSWIO3_DIAG_ASSIGN_AVCC 0x03 |
|
#define | ADSWIO3_DIAG_ASSIGN_ALDO1V8 0x04 |
|
#define | ADSWIO3_DIAG_ASSIGN_DLDO1V8 0x05 |
|
#define | ADSWIO3_DIAG_ASSIGN_REFOUT 0x06 |
|
#define | ADSWIO3_DIAG_ASSIGN_AVDD 0x07 |
|
#define | ADSWIO3_DIAG_ASSIGN_AVSS 0x08 |
|
#define | ADSWIO3_DIAG_ASSIGN_LVIN 0x09 |
|
#define | ADSWIO3_DIAG_ASSIGN_SENSEL 0x0A |
|
#define | ADSWIO3_DIAG_ASSIGN_SENSE_EXT1 0x0B |
|
#define | ADSWIO3_DIAG_ASSIGN_SENSE_EXT2 0x0C |
|
#define | ADSWIO3_DIAG_ASSIGN_DO_VDD 0x0D |
|
#define | ADSWIO3_DIAG_ASSIGN_AGND0 0x0E |
|
#define | ADSWIO3_DIAG_ASSIGN_CURRENT_EXT 0x0F |
|
#define | ADSWIO3_DIAG_RESULT_SEL_0 0x00 |
|
#define | ADSWIO3_DIAG_RESULT_SEL_1 0x01 |
|
#define | ADSWIO3_DIAG_RESULT_SEL_2 0x02 |
|
#define | ADSWIO3_DIAG_RESULT_SEL_3 0x03 |
|
#define | ADSWIO3_READ_SELECT_SPI_RD_RET_INFO 0x01 |
| AD-SWIO 3 readback select register data values.
|
|
#define | ADSWIO3_READ_SELECT_AUTO_RD_EN 0x02 |
|
#define | ADSWIO3_READ_REG_STATUS_BIT 0x7F |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_SEL_SEN_EXT1 0x00 |
| AD-SWIO 3 Power Optimization Configuration Register data values.
|
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_SEL_SEN_EXT2 0x01 |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_SEL_SEN_HF 0x02 |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_SEL_SEN_LF 0x03 |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_SEL_SEN_AGND 0x04 |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_LOW_PWR 0x00 |
|
#define | ADSWIO3_PWR_OPTIM_CONFIG_FULL_PWR 0x01 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_CURR_250UA 0x00 |
| AD-SWIO 3 3-Wire and 4-Wire RTD Configuration Register data values.
|
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_CURR_500UA 0x01 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_CURR_750UA 0x02 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_CURR_1MA 0x03 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_EXC 0x00 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_EXC_SWAP 0x01 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_3_WIRE 0x00 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_RTD_4_WIRE 0x01 |
|
#define | ADSWIO3_RTD3W4W_CONFIG_BIT_MASK 0xFFF0u |
|
#define | ADSWIO3_ADC_CONV_CTRL_CONV_DIS 0x00 |
| AD-SWIO 3 ADC Conversion Control Register data values.
|
|
#define | ADSWIO3_ADC_CONV_CTRL_CONV_EN 0x01 |
|
#define | ADSWIO3_ADC_CONV_CTRL_CONV_DIS 0x00 |
| AD-SWIO 3 ADC Conversion Control Register data values.
|
|
#define | ADSWIO3_ADC_CONV_DIAG_DIS 0x00 |
|
#define | ADSWIO3_ADC_CONV_DIAG_EN 0x01 |
|
#define | ADSWIO3_ADC_CONV_SEQ_MODE_STBY 0x00 |
|
#define | ADSWIO3_ADC_CONV_SEQ_START_SGL_CNV 0x01 |
|
#define | ADSWIO3_ADC_CONV_SEQ_START_CONT_CNV 0x02 |
|
#define | ADSWIO3_ADC_CONV_SEQ_STOP_CONT_CNV 0x03 |
|
#define | ADSWIO3_ADC_CONV_RATE_DIAG_20_SPS 0x00 |
|
#define | ADSWIO3_ADC_CONV_RATE_DIAG_4_8K_SPS 0x01 |
|
#define | ADSWIO3_ADC_CONV_RATE_DIAG_9_6K_SPS 0x02 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RATE_10_SPS 0x00 |
| AD-SWIO 3 ADC Configuration Register data values.
|
|
#define | ADSWIO3_ADC_CONFIG_CNV_RATE_20_SPS 0x01 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RATE_1_2K_SPS 0x02 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RATE_4_8K_SPS 0x03 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RATE_9_6K_SPS 0x04 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_P_12V 0x00 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_PM_12V 0x01 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_PM_2_5V 0x02 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_M_2_5V 0x03 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_P_2_5V 0x04 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_P_0_625V 0x05 |
|
#define | ADSWIO3_ADC_CONFIG_CNV_RANGE_PM_0_104V 0x06 |
|
#define | ADSWIO3_ADC_CONFIG_CNV1_SENSELF_AGND_SEN 0x00 |
|
#define | ADSWIO3_ADC_CONFIG_CNV1_SENSELF_SENSELF 0x01 |
|
#define | ADSWIO3_ADC_CONFIG_CNV1_SENSE_EXT2_EXT1 0x02 |
|
#define | ADSWIO3_ADC_CONFIG_CNV1_SENSELF_SENSE_EXT1 0x03 |
|
#define | ADSWIO3_ADC_CONFIG_CNV2_EXT1_AGND_SEN 0x00 |
|
#define | ADSWIO3_ADC_CONFIG_CNV2_EXT2_AGND_SEN 0x01 |
|
#define | ADSWIO3_ADC_CONFIG_CNV2_SENSE_EXT2_EXT1 0x02 |
|
#define | ADSWIO3_ADC_CONFIG_CNV2_AGND_AGND 0x03 |
|
#define | ADSWIO3_DAC_CODE_RESOLUTION 0x3FFFu |
| AD-SWIO 3 DAC resolution value.
|
|
#define | ADSWIO3_GPIO_CONFIG_SEL_A 0x00 |
| AD-SWIO 3 GPIO Configuration Register bit mask.
|
|
#define | ADSWIO3_GPIO_CONFIG_SEL_B 0x01 |
|
#define | ADSWIO3_GPIO_CONFIG_SEL_C 0x02 |
|
#define | ADSWIO3_GPIO_CONFIG_SEL_D 0x03 |
|
#define | ADSWIO3_GPIO_CONFIG_GPO_DATA_LOW 0x00 |
|
#define | ADSWIO3_GPIO_CONFIG_GPO_DATA_HIGH 0x01 |
|
#define | ADSWIO3_GPIO_CONFIG_GP_WK_PD_DIS 0x00 |
|
#define | ADSWIO3_GPIO_CONFIG_GP_WK_PD_EN 0x01 |
|
#define | ADSWIO3_GPIO_CONFIG_DATA_LOGIC_LOW 0x00 |
|
#define | ADSWIO3_GPIO_CONFIG_DATA_LOGIC_HIGH 0x01 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_HI 0x00 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_OUT 0x01 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_OUT_IN 0x02 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_IN 0x03 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_FET 0x04 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_C_TXD_IN 0x05 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_C_TXD_OUT 0x06 |
|
#define | ADSWIO3_GPIO_CONFIG_MODE_TX_COM 0x07 |
|
#define | ADSWIO3_ADC_RESULT_SEL_1 0x00 |
| AD-SWIO 3 ADC conversion result selection.
|
|
#define | ADSWIO3_ADC_RESULT_SEL_2 0x01 |
|
#define | ADSWIO3_ADC_RESULT_RESOLUTION 65536.0f |
|
#define | ADSWIO3_ADC_RESULT_RANGE 12.0f |
|
#define | ADSWIO3_NTC_VTG_AT_25_C 1.0f |
| AD-SWIO 3 NTC temperature calculation data.
|
|
#define | ADSWIO3_NTC_TABLE_POS_CALC_N 0.2f |
|
#define | ADSWIO3_NTC_TABLE_POS_CALC_P 0.5f |
|
#define | ADSWIO3_NTC_TABLE_POS_MAX 9 |
|
#define | ADSWIO3_NTC_TABLE_NEG_MAX 13 |
|
#define | ADSWIO3_NTC_TEMP_AT_1_V 25.0f |
|
#define | ADSWIO3_ALERT_SPI_ERR_MASK 0x0004u |
| AD-SWIO 3 Alert Mask Register bit mask.
|
|
#define | ADSWIO3_ALERT_PPC_ERR_MASK 0x0008u |
|
#define | ADSWIO3_ALERT_TEMP_ALERT_MASK 0x0010u |
|
#define | ADSWIO3_ALERT_ADC_ERR_MASK 0x0020u |
|
#define | ADSWIO3_ALERT_DI_SC_ERR_MASK 0x0040u |
|
#define | ADSWIO3_ALERT_DI_OC_ERR_MASK 0x0080u |
|
#define | ADSWIO3_ALERT_DO_THERM_RESET_MASK 0x0100u |
|
#define | ADSWIO3_ALERT_DO_EXT_SC_MASK 0x0200u |
|
#define | ADSWIO3_ALERT_DO_INT_SC_MASK 0x0400u |
|
#define | ADSWIO3_ALERT_DO_EXT_TIMEOUT_MASK 0x0800u |
|
#define | ADSWIO3_ALERT_DO_INT_TIMEOUT_MASK 0x1000u |
|
#define | ADSWIO3_ALERT_ANALOG_IO_SC_MASK 0x2000u |
|
#define | ADSWIO3_ALERT_ANALOG_IO_OC_MASK 0x4000u |
|
#define | ADSWIO3_PPC_TX_DATA_BIT_MASK 0x00FFu |
| AD-SWIO 3 PPC Transmit and Status Register bit mask.
|
|
#define | ADSWIO3_PPC_TX_AVDD_VTG_MIN 6.0f |
|
#define | ADSWIO3_PPC_TX_AVDD_VTG_DEFAULT 24.00f |
|
#define | ADSWIO3_PPC_TX_AVDD_VTG_MAX 24.20f |
|
#define | ADSWIO3_PPC_TX_AVDD_DATA_MAX 255.0f |
|
#define | ADSWIO3_PPC_TX_AVDD_DATA_CALC 1.0f |
|
#define | ADSWIO3_PPC_ACTIVE_TX_BUSY 0x0100u |
|
#define | ADSWIO3_PPC_ACTIVE_PPC_TX_BUSY_ERR 0x0200u |
|
#define | ADSWIO3_PPC_ACTIVE_PPC_TX_ACK_ERR 0x0400u |
|
#define | ADSWIO3_DIN_CONFIG2_DIN_THRESH_MODE 0x0080u |
| AD-SWIO 3 Digital Input Configuration Register bit mask.
|
|
#define | ADSWIO3_SENS_SEL_TRSH_MULTI 50.0f |
|
#define | ADSWIO3_SENS_SEL_SCALE_MULTI 60.0f |
|
#define | ADSWIO3_SENS_SEL_TRSH_CORR_VAL 20.0f |
|
#define | ADSWIO3_DIGI_OUT_MODE_SRC 0.3125f |
| AD-SWIO 3 Current Flowing Through RSET in Internal Digital Output Mode Selection.
|
|
#define | ADSWIO3_DIGI_OUT_MODE_SNK 2.5f |
|
#define | ADSWIO3_CALC_DIAG_AGND(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 2.5f |
| AD-SWIO 3 diagnostic function voltage calculation.
|
|
#define | ADSWIO3_CALC_DIAG_SENS_TEMP(DIAG_ADC) ( DIAG_ADC / 8.95f ) - 40.0f |
|
#define | ADSWIO3_CALC_DIAG_DVCC(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 8.25f |
|
#define | ADSWIO3_CALC_DIAG_ALDO1V8(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 5.825f |
|
#define | ADSWIO3_CALC_DIAG_DLDO1V8(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 7.5f |
|
#define | ADSWIO3_CALC_DIAG_REFOUT(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 3.125f |
|
#define | ADSWIO3_CALC_DIAG_LVIN(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 2.5f |
|
#define | ADSWIO3_CALC_DIAG_SENSE_EXT(DIAG_ADC) ( ( DIAG_ADC / 65536.0f ) * 50.0f ) - 20.0f |
|
#define | ADSWIO3_CALC_DIAG_DO_VDD(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 49.2f |
|
#define | ADSWIO3_CALC_DIAG_CURRENT(DIAG_ADC) ( DIAG_ADC / 65536.0f ) / 1.38f |
|
#define | ADSWIO3_CALC_DIAG_VTG_AVDD(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 50.0f |
|
#define | ADSWIO3_CALC_DIAG_VTG_AVSS(DIAG_ADC) ( ( DIAG_ADC / 65536.0f ) * 31.017f ) - 20.0f |
|
#define | ADSWIO3_CALC_DIAG_VTG_AVCC(DIAG_ADC) ( DIAG_ADC / 65536.0f ) * 17.5f |
|
#define | ADSWIO3_SET_DATA_SAMPLE_EDGE SET_SPI_DATA_SAMPLE_EDGE |
| Data sample selection.
|
|
#define | ADSWIO3_SET_DATA_SAMPLE_MIDDLE SET_SPI_DATA_SAMPLE_MIDDLE |
|
#define | ADSWIO3_MAP_MIKROBUS(cfg, mikrobus) |
| MikroBUS pin mapping.
|
|