c9dof2 2.0.0.0
|
Macros | |
#define | C9DOF2_I2C_MST_ODR_CFG 0x00 |
#define | C9DOF2_I2C_MST_CTRL 0x01 |
#define | C9DOF2_I2C_MST_DELAY_CTRL 0x02 |
#define | C9DOF2_I2C_SLV0_ADR 0x03 |
#define | C9DOF2_I2C_SLV0_REG 0x04 |
#define | C9DOF2_I2C_SLV0_CTRL 0x05 |
#define | C9DOF2_I2C_SLV0_DO 0x06 |
#define | C9DOF2_I2C_SLV1_ADR 0x07 |
#define | C9DOF2_I2C_SLV1_REG 0x08 |
#define | C9DOF2_I2C_SLV1_CTRL 0x09 |
#define | C9DOF2_I2C_SLV1_DO 0x0A |
#define | C9DOF2_I2C_SLV2_ADR 0x0B |
#define | C9DOF2_I2C_SLV2_REG 0x0C |
#define | C9DOF2_I2C_SLV2_CTRL 0x0D |
#define | C9DOF2_I2C_SLV2_DO 0x0E |
#define | C9DOF2_I2C_SLV3_ADR 0x0F |
#define | C9DOF2_I2C_SLV3_REG 0x10 |
#define | C9DOF2_I2C_SLV3_CTRL 0x11 |
#define | C9DOF2_I2C_SLV3_DO 0x12 |
#define | C9DOF2_I2C_SLV4_ADR 0x13 |
#define | C9DOF2_I2C_SLV4_REG 0x14 |
#define | C9DOF2_I2C_SLV4_CTRL 0x15 |
#define | C9DOF2_I2C_SLV4_DO 0x16 |
#define | C9DOF2_I2C_SLV4_DI 0x17 |
#define C9DOF2_I2C_MST_CTRL 0x01 |
#define C9DOF2_I2C_MST_DELAY_CTRL 0x02 |
#define C9DOF2_I2C_MST_ODR_CFG 0x00 |
#define C9DOF2_I2C_SLV0_ADR 0x03 |
#define C9DOF2_I2C_SLV0_CTRL 0x05 |
#define C9DOF2_I2C_SLV0_DO 0x06 |
#define C9DOF2_I2C_SLV0_REG 0x04 |
#define C9DOF2_I2C_SLV1_ADR 0x07 |
#define C9DOF2_I2C_SLV1_CTRL 0x09 |
#define C9DOF2_I2C_SLV1_DO 0x0A |
#define C9DOF2_I2C_SLV1_REG 0x08 |
#define C9DOF2_I2C_SLV2_ADR 0x0B |
#define C9DOF2_I2C_SLV2_CTRL 0x0D |
#define C9DOF2_I2C_SLV2_DO 0x0E |
#define C9DOF2_I2C_SLV2_REG 0x0C |
#define C9DOF2_I2C_SLV3_ADR 0x0F |
#define C9DOF2_I2C_SLV3_CTRL 0x11 |
#define C9DOF2_I2C_SLV3_DO 0x12 |
#define C9DOF2_I2C_SLV3_REG 0x10 |
#define C9DOF2_I2C_SLV4_ADR 0x13 |
#define C9DOF2_I2C_SLV4_CTRL 0x15 |
#define C9DOF2_I2C_SLV4_DI 0x17 |
#define C9DOF2_I2C_SLV4_DO 0x16 |
#define C9DOF2_I2C_SLV4_REG 0x14 |