|
#define | WAVEFORM3_REG_B28_BIT 1 << 13 |
| Waveform 3 B28 register bit.
|
|
#define | WAVEFORM3_REG_HLB_BIT 1 << 12 |
| Waveform 3 HLB register bit.
|
|
#define | WAVEFORM3_REG_FSEL_BIT 1 << 11 |
| Waveform 3 FSEL register bit.
|
|
#define | WAVEFORM3_REG_PSEL_BIT 1 << 10 |
| Waveform 3 PSEL register bit.
|
|
#define | WAVEFORM3_REG_RESET_BIT 1 << 8 |
| Waveform 3 RESET register bit.
|
|
#define | WAVEFORM3_REG_SLEEP1_BIT 1 << 7 |
| Waveform 3 SLEEP1 register bit.
|
|
#define | WAVEFORM3_REG_SLEEP12_BIT 1 << 6 |
| Waveform 3 SLEEP12 register bit.
|
|
#define | WAVEFORM3_REG_OPBITEN_BIT 1 << 5 |
| Waveform 3 OPBITEN register bit.
|
|
#define | WAVEFORM3_REG_DIV2_BIT 1 << 3 |
| Waveform 3 DIV2 register bit.
|
|
#define | WAVEFORM3_REG_MODE_BIT 1 << 1 |
| Waveform 3 MODE register bit.
|
|
#define | WAVEFORM3_REG_RESET_CLEAR 0x0000 |
| Waveform 3 RESET register bit.
|
|
#define | WAVEFORM3_CFG_MODE_SINUSOIDAL 0x00 |
| Waveform 3 sinusoidal output mode.
|
|
#define | WAVEFORM3_CFG_MODE_TRIANGLE 0x01 |
| Waveform 3 triangle output mode.
|
|
#define | WAVEFORM3_CFG_MODE_DAC_2 0x02 |
| Waveform 3 DAC divided by 2 output mode.
|
|
#define | WAVEFORM3_CFG_MODE_DAC 0x03 |
| Waveform 3 DAC output mode.
|
|
#define | WAVEFORM3_CFG_FREQ_REG0 0x00 |
| Waveform 3 FREQ0 channel select.
|
|
#define | WAVEFORM3_CFG_FREQ_REG1 0x01 |
| Waveform 3 FREQ1 channel select.
|
|
#define | WAVEFORM3_CFG_PHASE_REG0 0x00 |
| Waveform 3 PHASE0 channel select.
|
|
#define | WAVEFORM3_CFG_PHASE_REG1 0x01 |
| Waveform 3 PHASE1 channel select.
|
|
#define | WAVEFORM3_DEFAULT_FREQ0 0 |
| Waveform 3 default FREQ0 value.
|
|
#define | WAVEFORM3_DEFAULT_FREQ1 0 |
| Waveform 3 default FREQ1 value.
|
|
#define | WAVEFORM3_DEFAULT_PHASE0 0 |
| Waveform 3 default PHASE0 value.
|
|
#define | WAVEFORM3_DEFAULT_PHASE1 0 |
| Waveform 3 default PHASE1 value.
|
|
#define | WAVEFORM3_MAP_MIKROBUS(cfg, mikrobus) |
| MikroBUS pin mapping.
|
|