|
#define | VCPMONITOR3_REG_GPIOSTATCL 0x67 |
| VCP Monitor 3 description register.
|
|
#define | VCPMONITOR3_REG_STATUS 0x80 |
|
#define | VCPMONITOR3_REG_STATVT 0x81 |
|
#define | VCPMONITOR3_REG_STATIP 0x82 |
|
#define | VCPMONITOR3_REG_STATC 0x83 |
|
#define | VCPMONITOR3_REG_STATE 0x84 |
|
#define | VCPMONITOR3_REG_STATCEOF 0x85 |
|
#define | VCPMONITOR3_REG_STATTB 0x86 |
|
#define | VCPMONITOR3_REG_STATVDVCC 0x87 |
|
#define | VCPMONITOR3_REG_STATUSM 0x88 |
|
#define | VCPMONITOR3_REG_STATVTM 0x89 |
|
#define | VCPMONITOR3_REG_STATIPM 0x8A |
|
#define | VCPMONITOR3_REG_STATCM 0x8B |
|
#define | VCPMONITOR3_REG_STATEM 0x8C |
|
#define | VCPMONITOR3_REG_STATCEOFM 0x8D |
|
#define | VCPMONITOR3_REG_STATTBM 0x8E |
|
#define | VCPMONITOR3_REG_STATVDVCCM 0x8F |
|
#define | VCPMONITOR3_REG_ACCICTL 0xE1 |
|
#define | VCPMONITOR3_REG_ACCGPCTL 0xE3 |
|
#define | VCPMONITOR3_REG_ACCIDB 0xE4 |
|
#define | VCPMONITOR3_REG_ALERTBCTL 0xE8 |
|
#define | VCPMONITOR3_REG_TBCTL 0xE9 |
|
#define | VCPMONITOR3_REG_OPCTL 0xF0 |
|
#define | VCPMONITOR3_REG_PGCTL 0xFF |
|
#define | VCPMONITOR3_REG_C1_47_40 0x00 |
| VCP Monitor 3 definitions of all byte addresses.
|
|
#define | VCPMONITOR3_REG_C1_39_32 0x01 |
|
#define | VCPMONITOR3_REG_C1_31_24 0x02 |
|
#define | VCPMONITOR3_REG_C1_23_16 0x03 |
|
#define | VCPMONITOR3_REG_C1_15_8 0x04 |
|
#define | VCPMONITOR3_REG_C1_7_0 0x05 |
|
#define | VCPMONITOR3_REG_E1_47_40 0x06 |
|
#define | VCPMONITOR3_REG_E1_39_32 0x07 |
|
#define | VCPMONITOR3_REG_E1_31_24 0x08 |
|
#define | VCPMONITOR3_REG_E1_23_16 0x09 |
|
#define | VCPMONITOR3_REG_E1_15_8 0x0A |
|
#define | VCPMONITOR3_REG_E1_7_0 0x0B |
|
#define | VCPMONITOR3_REG_TB1_31_24 0x0C |
|
#define | VCPMONITOR3_REG_TB1_23_16 0x0D |
|
#define | VCPMONITOR3_REG_TB1_15_8 0x0E |
|
#define | VCPMONITOR3_REG_TB1_7_0 0x0F |
|
#define | VCPMONITOR3_REG_C2_47_40 0x10 |
|
#define | VCPMONITOR3_REG_C2_39_32 0x11 |
|
#define | VCPMONITOR3_REG_C2_31_24 0x12 |
|
#define | VCPMONITOR3_REG_C2_23_16 0x13 |
|
#define | VCPMONITOR3_REG_C2_15_8 0x14 |
|
#define | VCPMONITOR3_REG_C2_7_0 0x15 |
|
#define | VCPMONITOR3_REG_E2_47_40 0x16 |
|
#define | VCPMONITOR3_REG_E2_39_32 0x17 |
|
#define | VCPMONITOR3_REG_E2_31_24 0x18 |
|
#define | VCPMONITOR3_REG_E2_23_16 0x19 |
|
#define | VCPMONITOR3_REG_E2_15_8 0x1A |
|
#define | VCPMONITOR3_REG_E2_7_0 0x1B |
|
#define | VCPMONITOR3_REG_TB2_31_24 0x1C |
|
#define | VCPMONITOR3_REG_TB2_23_16 0x1D |
|
#define | VCPMONITOR3_REG_TB2_15_8 0x1E |
|
#define | VCPMONITOR3_REG_TB2_7_0 0x1F |
|
#define | VCPMONITOR3_REG_IMAX_15_8 0x40 |
|
#define | VCPMONITOR3_REG_IMAX_7_0 0x41 |
|
#define | VCPMONITOR3_REG_IMIN_15_8 0x42 |
|
#define | VCPMONITOR3_REG_IMIN_7_0 0x43 |
|
#define | VCPMONITOR3_REG_PMAX_15_8 0x44 |
|
#define | VCPMONITOR3_REG_PMAX_7_0 0x45 |
|
#define | VCPMONITOR3_REG_PMIN_15_8 0x46 |
|
#define | VCPMONITOR3_REG_PMIN_7_0 0x47 |
|
#define | VCPMONITOR3_REG_VMAX_15_8 0x50 |
|
#define | VCPMONITOR3_REG_VMAX_7_0 0x51 |
|
#define | VCPMONITOR3_REG_VMIN_15_8 0x52 |
|
#define | VCPMONITOR3_REG_VMIN_7_0 0x53 |
|
#define | VCPMONITOR3_REG_TEMPMAX_15_8 0x54 |
|
#define | VCPMONITOR3_REG_TEMPMAX_7_0 0x55 |
|
#define | VCPMONITOR3_REG_TEMPMIN_15_8 0x56 |
|
#define | VCPMONITOR3_REG_TEMPMIN_7_0 0x57 |
|
#define | VCPMONITOR3_REG_VDVCCMAX_15_8 0x58 |
|
#define | VCPMONITOR3_REG_VDVCCMAX_7_0 0x59 |
|
#define | VCPMONITOR3_REG_VDVCCMIN_15_8 0x5A |
|
#define | VCPMONITOR3_REG_VDVCCMIN_7_0 0x5B |
|
#define | VCPMONITOR3_REG_I_23_16 0x90 |
|
#define | VCPMONITOR3_REG_I_15_8 0x91 |
|
#define | VCPMONITOR3_REG_I_7_0 0x92 |
|
#define | VCPMONITOR3_REG_P_23_16 0x93 |
|
#define | VCPMONITOR3_REG_P_15_8 0x94 |
|
#define | VCPMONITOR3_REG_P_7_0 0x95 |
|
#define | VCPMONITOR3_REG_V_15_8 0xA0 |
|
#define | VCPMONITOR3_REG_V_7_0 0xA1 |
|
#define | VCPMONITOR3_REG_TEMP_15_8 0xA2 |
|
#define | VCPMONITOR3_REG_TEMP_7_0 0xA3 |
|
#define | VCPMONITOR3_REG_VDVCC_15_8 0xA4 |
|
#define | VCPMONITOR3_REG_VDVCC_7_0 0xA5 |
|
#define | VCPMONITOR3_REG_IH1_23_16 0xB0 |
|
#define | VCPMONITOR3_REG_IH1_15_8 0xB1 |
|
#define | VCPMONITOR3_REG_IH1_7_0 0xB2 |
|
#define | VCPMONITOR3_REG_IH2_23_16 0xB3 |
|
#define | VCPMONITOR3_REG_IH2_15_8 0xB4 |
|
#define | VCPMONITOR3_REG_IH2_7_0 0xB5 |
|
#define | VCPMONITOR3_REG_IH3_23_16 0xB6 |
|
#define | VCPMONITOR3_REG_IH3_15_8 0xB7 |
|
#define | VCPMONITOR3_REG_IH3_7_0 0xB8 |
|
#define | VCPMONITOR3_REG_IH4_23_16 0xB9 |
|
#define | VCPMONITOR3_REG_IH4_15_8 0xBA |
|
#define | VCPMONITOR3_REG_IH4_7_0 0xBB |
|
#define | VCPMONITOR3_REG_IH5_23_16 0xBC |
|
#define | VCPMONITOR3_REG_IH5_15_8 0xBD |
|
#define | VCPMONITOR3_REG_IH5_7_0 0xBE |
|
#define | VCPMONITOR3_REG_C1TH_47_40 0x00 |
| VCP Monitor 3 registers on page 1.
|
|
#define | VCPMONITOR3_REG_C1TH_39_32 0x01 |
|
#define | VCPMONITOR3_REG_C1TH_31_24 0x02 |
|
#define | VCPMONITOR3_REG_C1TH_23_16 0x03 |
|
#define | VCPMONITOR3_REG_C1TH_15_8 0x04 |
|
#define | VCPMONITOR3_REG_C1TH_7_0 0x05 |
|
#define | VCPMONITOR3_REG_C1TL_47_40 0x06 |
|
#define | VCPMONITOR3_REG_C1TL_39_32 0x07 |
|
#define | VCPMONITOR3_REG_C1TL_31_24 0x08 |
|
#define | VCPMONITOR3_REG_C1TL_23_16 0x09 |
|
#define | VCPMONITOR3_REG_C1TL_15_8 0x0A |
|
#define | VCPMONITOR3_REG_C1TL_7_0 0x0B |
|
#define | VCPMONITOR3_REG_TB1TH_31_24 0x0C |
|
#define | VCPMONITOR3_REG_TB1TH_23_16 0x0D |
|
#define | VCPMONITOR3_REG_TB1TH_15_8 0x0E |
|
#define | VCPMONITOR3_REG_TB1TH_7_0 0x0F |
|
#define | VCPMONITOR3_REG_E1TH_47_40 0x10 |
|
#define | VCPMONITOR3_REG_E1TH_39_32 0x11 |
|
#define | VCPMONITOR3_REG_E1TH_31_24 0x12 |
|
#define | VCPMONITOR3_REG_E1TH_23_16 0x13 |
|
#define | VCPMONITOR3_REG_E1TH_15_8 0x14 |
|
#define | VCPMONITOR3_REG_E1TH_7_0 0x15 |
|
#define | VCPMONITOR3_REG_E1TL_47_40 0x16 |
|
#define | VCPMONITOR3_REG_E1TL_39_32 0x17 |
|
#define | VCPMONITOR3_REG_E1TL_31_24 0x18 |
|
#define | VCPMONITOR3_REG_E1TL_23_16 0x19 |
|
#define | VCPMONITOR3_REG_E1TL_15_8 0x1A |
|
#define | VCPMONITOR3_REG_E1TL_7_0 0x1B |
|
#define | VCPMONITOR3_REG_C2TH_47_40 0x20 |
|
#define | VCPMONITOR3_REG_C2TH_39_32 0x21 |
|
#define | VCPMONITOR3_REG_C2TH_31_24 0x22 |
|
#define | VCPMONITOR3_REG_C2TH_23_16 0x23 |
|
#define | VCPMONITOR3_REG_C2TH_15_8 0x24 |
|
#define | VCPMONITOR3_REG_C2TH_7_0 0x25 |
|
#define | VCPMONITOR3_REG_C2TL_47_40 0x26 |
|
#define | VCPMONITOR3_REG_C2TL_39_32 0x27 |
|
#define | VCPMONITOR3_REG_C2TL_31_24 0x28 |
|
#define | VCPMONITOR3_REG_C2TL_23_16 0x29 |
|
#define | VCPMONITOR3_REG_C2TL_15_8 0x2A |
|
#define | VCPMONITOR3_REG_C2TL_7_0 0x2B |
|
#define | VCPMONITOR3_REG_TB2TH_31_24 0x2C |
|
#define | VCPMONITOR3_REG_TB2TH_23_16 0x2D |
|
#define | VCPMONITOR3_REG_TB2TH_15_8 0x2E |
|
#define | VCPMONITOR3_REG_TB2TH_7_0 0x2F |
|
#define | VCPMONITOR3_REG_E2TH_47_40 0x30 |
|
#define | VCPMONITOR3_REG_E2TH_39_32 0x31 |
|
#define | VCPMONITOR3_REG_E2TH_31_24 0x32 |
|
#define | VCPMONITOR3_REG_E2TH_23_16 0x33 |
|
#define | VCPMONITOR3_REG_E2TH_15_8 0x34 |
|
#define | VCPMONITOR3_REG_E2TH_7_0 0x35 |
|
#define | VCPMONITOR3_REG_E2TL_47_40 0x36 |
|
#define | VCPMONITOR3_REG_E2TL_39_32 0x37 |
|
#define | VCPMONITOR3_REG_E2TL_31_24 0x38 |
|
#define | VCPMONITOR3_REG_E2TL_23_16 0x39 |
|
#define | VCPMONITOR3_REG_E2TL_15_8 0x3A |
|
#define | VCPMONITOR3_REG_E2TL_7_0 0x3B |
|
#define | VCPMONITOR3_REG_ITH_15_8 0x80 |
|
#define | VCPMONITOR3_REG_ITH_7_0 0x81 |
|
#define | VCPMONITOR3_REG_ITL_15_8 0x82 |
|
#define | VCPMONITOR3_REG_ITL_7_0 0x83 |
|
#define | VCPMONITOR3_REG_PTH_15_8 0x84 |
|
#define | VCPMONITOR3_REG_PTH_7_0 0x85 |
|
#define | VCPMONITOR3_REG_PTL_15_8 0x86 |
|
#define | VCPMONITOR3_REG_PTL_7_0 0x87 |
|
#define | VCPMONITOR3_REG_VTH_15_8 0x90 |
|
#define | VCPMONITOR3_REG_VTH_7_0 0x91 |
|
#define | VCPMONITOR3_REG_VTL_15_8 0x92 |
|
#define | VCPMONITOR3_REG_VTL_7_0 0x93 |
|
#define | VCPMONITOR3_REG_TEMPTH_15_8 0x94 |
|
#define | VCPMONITOR3_REG_TEMPTH_7_0 0x95 |
|
#define | VCPMONITOR3_REG_TEMPTL_15_8 0x96 |
|
#define | VCPMONITOR3_REG_TEMPTL_7_0 0x97 |
|
#define | VCPMONITOR3_REG_VDVCCTH_15_8 0x98 |
|
#define | VCPMONITOR3_REG_VDVCCTH_7_0 0x99 |
|
#define | VCPMONITOR3_REG_VDVCCTL_15_8 0x9A |
|
#define | VCPMONITOR3_REG_VDVCCTL_7_0 0x9B |
|
#define | VCPMONITOR3_REG_TEMPTFANH_15_8 0x9C |
|
#define | VCPMONITOR3_REG_TEMPTFANH_7_0 0x9D |
|
#define | VCPMONITOR3_REG_TEMPTFANL_15_8 0x9E |
|
#define | VCPMONITOR3_REG_TEMPTFANL_7_0 0x9F |
|
#define | VCPMONITOR3_VAL_C1 0x00 |
| VCP Monitor 3 description setting.
|
|
#define | VCPMONITOR3_VAL_E1 0x06 |
|
#define | VCPMONITOR3_VAL_TB1 0x0C |
|
#define | VCPMONITOR3_VAL_C2 0x10 |
|
#define | VCPMONITOR3_VAL_E2 0x16 |
|
#define | VCPMONITOR3_VAL_TB2 0x1C |
|
#define | VCPMONITOR3_VAL_IMAX 0x40 |
|
#define | VCPMONITOR3_VAL_IMIN 0x42 |
|
#define | VCPMONITOR3_VAL_PMAX 0x44 |
|
#define | VCPMONITOR3_VAL_PMIN 0x46 |
|
#define | VCPMONITOR3_VAL_VMAX 0x50 |
|
#define | VCPMONITOR3_VAL_VMIN 0x52 |
|
#define | VCPMONITOR3_VAL_TEMPMAX 0x54 |
|
#define | VCPMONITOR3_VAL_TEMPMIN 0x56 |
|
#define | VCPMONITOR3_VAL_VDVCCMAX 0x58 |
|
#define | VCPMONITOR3_VAL_VDVCCMIN 0x5A |
|
#define | VCPMONITOR3_VAL_I 0x90 |
|
#define | VCPMONITOR3_VAL_P 0x93 |
|
#define | VCPMONITOR3_VAL_V 0xA0 |
|
#define | VCPMONITOR3_VAL_TEMP 0xA2 |
|
#define | VCPMONITOR3_VAL_VDVCC 0xA4 |
|
#define | VCPMONITOR3_VAL_IH1 0xB0 |
|
#define | VCPMONITOR3_VAL_IH2 0xB3 |
|
#define | VCPMONITOR3_VAL_IH3 0xB6 |
|
#define | VCPMONITOR3_VAL_IH4 0xB9 |
|
#define | VCPMONITOR3_VAL_IH5 0xBC |
|
#define | VCPMONITOR3_VAL_C1TH 0x00 |
| VCP Monitor 3 registers on page 1.
|
|
#define | VCPMONITOR3_VAL_C1TL 0x06 |
|
#define | VCPMONITOR3_VAL_TB1TH 0x0C |
|
#define | VCPMONITOR3_VAL_E1TH 0x10 |
|
#define | VCPMONITOR3_VAL_E1TL 0x16 |
|
#define | VCPMONITOR3_VAL_C2TH 0x20 |
|
#define | VCPMONITOR3_VAL_C2TL 0x26 |
|
#define | VCPMONITOR3_VAL_TB2TH 0x2C |
|
#define | VCPMONITOR3_VAL_E2TH 0x30 |
|
#define | VCPMONITOR3_VAL_E2TL 0x36 |
|
#define | VCPMONITOR3_VAL_ITH 0x80 |
|
#define | VCPMONITOR3_VAL_ITL 0x82 |
|
#define | VCPMONITOR3_VAL_PTH 0x84 |
|
#define | VCPMONITOR3_VAL_PTL 0x86 |
|
#define | VCPMONITOR3_VAL_VTH 0x90 |
|
#define | VCPMONITOR3_VAL_VTL 0x92 |
|
#define | VCPMONITOR3_VAL_TEMPTH 0x94 |
|
#define | VCPMONITOR3_VAL_TEMPTL 0x96 |
|
#define | VCPMONITOR3_VAL_VDVCCTH 0x98 |
|
#define | VCPMONITOR3_VAL_VDVCCTL 0x9A |
|
#define | VCPMONITOR3_VAL_TEMPTFANH 0x9C |
|
#define | VCPMONITOR3_VAL_TEMPTFANL 0x9E |
|
#define | VCPMONITOR3_LSB_IMAX 12.0 |
| VCP Monitor 3 LSB values.
|
|
#define | VCPMONITOR3_LSB_IMIN 12.0 |
|
#define | VCPMONITOR3_LSB_PMAX 200.0 |
|
#define | VCPMONITOR3_LSB_PMIN 200.0 |
|
#define | VCPMONITOR3_LSB_VMAX 2.0 |
|
#define | VCPMONITOR3_LSB_VMIN 2.0 |
|
#define | VCPMONITOR3_LSB_TEMPMAX 0.204 |
|
#define | VCPMONITOR3_OFFS_TEMPMAX 5.5 |
|
#define | VCPMONITOR3_LSB_TEMPMIN 0.204 |
|
#define | VCPMONITOR3_OFFS_TEMPMIN 5.5 |
|
#define | VCPMONITOR3_LSB_VDVCCMAX 145.0 |
|
#define | VCPMONITOR3_LSB_VDVCCMIN 145.0 |
|
#define | VCPMONITOR3_LSB_I 3.0 |
|
#define | VCPMONITOR3_LSB_P 50.0 |
|
#define | VCPMONITOR3_LSB_V 2.0 |
|
#define | VCPMONITOR3_LSB_TEMP 0.204 |
|
#define | VCPMONITOR3_OFFS_TEMP 5.5 |
|
#define | VCPMONITOR3_LSB_VDVCC 145.0 |
|
#define | VCPMONITOR3_LSB_IH1 3.0 |
|
#define | VCPMONITOR3_LSB_IH2 3.0 |
|
#define | VCPMONITOR3_LSB_IH3 3.0 |
|
#define | VCPMONITOR3_LSB_IH4 3.0 |
|
#define | VCPMONITOR3_LSB_IH5 3.0 |
|
#define | VCPMONITOR3_LSB_C1 0.0000011933326 |
|
#define | VCPMONITOR3_LSB_E1 0.000019888856 |
|
#define | VCPMONITOR3_LSB_TB1 0.0003977765 |
|
#define | VCPMONITOR3_LSB_C2 0.0000011933326 |
|
#define | VCPMONITOR3_LSB_E2 0.000019888856 |
|
#define | VCPMONITOR3_LSB_TB2 0.0003977765 |
|
#define | VCPMONITOR3_NORM_OP 0x00 |
| VCP Monitor 3 Operation control.
|
|
#define | VCPMONITOR3_SHDN 0x01 |
|
#define | VCPMONITOR3_CLR 0x02 |
|
#define | VCPMONITOR3_SSHOT 0x04 |
|
#define | VCPMONITOR3_CONT 0x08 |
|
#define | VCPMONITOR3_RST 0x80 |
|
#define | VCPMONITOR3_UVLOA 0x01 |
| VCP Monitor 3 status.
|
|
#define | VCPMONITOR3_PORA 0x02 |
|
#define | VCPMONITOR3_UVLOSTBY 0x04 |
|
#define | VCPMONITOR3_UVLOD 0x08 |
|
#define | VCPMONITOR3_UPDATE 0x10 |
|
#define | VCPMONITOR3_ADCERR 0x20 |
|
#define | VCPMONITOR3_TBERR 0x40 |
|
#define | VCPMONITOR3_SPI_RD_CMD 0x01 |
| VCP Monitor 3 SPI commands.
|
|
#define | VCPMONITOR3_SPI_WR_CMD 0x00 |
|
#define | VCPMONITOR3_PAGE_0 0x00 |
|
#define | VCPMONITOR3_PAGE_1 0x01 |
|
#define | VCPMONITOR3_I2C_ADR_L_L 0x5C |
| VCP Monitor 3 device address setting.
|
|
#define | VCPMONITOR3_I2C_ADR_L_H 0x5D |
|
#define | VCPMONITOR3_I2C_ADR_L_R 0x5E |
|
#define | VCPMONITOR3_I2C_ADR_R_L 0x64 |
|
#define | VCPMONITOR3_I2C_ADR_R_H 0x65 |
|
#define | VCPMONITOR3_I2C_ADR_R_R 0x66 |
|
#define | VCPMONITOR3_SET_DATA_SAMPLE_EDGE SET_SPI_DATA_SAMPLE_EDGE |
| Data sample selection.
|
|
#define | VCPMONITOR3_SET_DATA_SAMPLE_MIDDLE SET_SPI_DATA_SAMPLE_MIDDLE |
|
#define | VCPMONITOR3_MAP_MIKROBUS(cfg, mikrobus) |
| MikroBUS pin mapping.
|
|