|
#define | C6DOFIMU11_MAP_MIKROBUS(cfg, mikrobus) |
|
#define | C6DOFIMU11_RETVAL uint8_t |
|
#define | C6DOFIMU11_OK 0x00 |
|
#define | C6DOFIMU11_INIT_ERROR 0xFF |
|
#define | C6DOFIMU11_I2C_SLAVE_ADDRESS_GND 0x0E |
|
#define | C6DOFIMU11_I2C_SLAVE_ADDRESS_VCC 0x0F |
|
#define | C6DOFIMU11_WHO_AM_I 0x00 |
|
#define | C6DOFIMU11_INS1 0x01 |
|
#define | C6DOFIMU11_INS2 0x02 |
|
#define | C6DOFIMU11_INS3 0x03 |
|
#define | C6DOFIMU11_INL 0x05 |
|
#define | C6DOFIMU11_ACCEL_XOUT_L 0x0A |
|
#define | C6DOFIMU11_ACCEL_XOUT_H 0x0B |
|
#define | C6DOFIMU11_ACCEL_YOUT_L 0x0C |
|
#define | C6DOFIMU11_ACCEL_YOUT_H 0x0D |
|
#define | C6DOFIMU11_ACCEL_ZOUT_L 0x0E |
|
#define | C6DOFIMU11_ACCEL_ZOUT_H 0x0F |
|
#define | C6DOFIMU11_MAG_XOUT_L 0x10 |
|
#define | C6DOFIMU11_MAG_XOUT_H 0x11 |
|
#define | C6DOFIMU11_MAG_YOUT_L 0x12 |
|
#define | C6DOFIMU11_MAG_YOUT_H 0x13 |
|
#define | C6DOFIMU11_MAG_ZOUT_L 0x14 |
|
#define | C6DOFIMU11_MAG_ZOUT_H 0x15 |
|
#define | C6DOFIMU11_TEMP_OUT_L 0x16 |
|
#define | C6DOFIMU11_TEMP_OUT_H 0x17 |
|
#define | C6DOFIMU11_INC1 0x2A |
|
#define | C6DOFIMU11_INC2 0x2B |
|
#define | C6DOFIMU11_INC3 0x2C |
|
#define | C6DOFIMU11_INC4 0x2D |
|
#define | C6DOFIMU11_INC5 0x2E |
|
#define | C6DOFIMU11_AMI_CNTL1 0x2F |
|
#define | C6DOFIMU11_AMI_CNTL2 0x30 |
|
#define | C6DOFIMU11_AMI_CNTL3 0x31 |
|
#define | C6DOFIMU11_MMI_CNTL1 0x32 |
|
#define | C6DOFIMU11_MMI_CNTL2 0x33 |
|
#define | C6DOFIMU11_MMI_CNTL3 0x34 |
|
#define | C6DOFIMU11_FFI_CNTL1 0x35 |
|
#define | C6DOFIMU11_FFI_CNTL2 0x36 |
|
#define | C6DOFIMU11_FFI_CNTL3 0x37 |
|
#define | C6DOFIMU11_ODCNTL 0x38 |
|
#define | C6DOFIMU11_CNTL1 0x39 |
|
#define | C6DOFIMU11_CNTL2 0x3A |
|
#define | C6DOFIMU11_COTR 0x3C |
|
#define | C6DOFIMU11_BUF_CTRL_1 0x77 |
|
#define | C6DOFIMU11_BUF_CTRL_2 0x78 |
|
#define | C6DOFIMU11_BUF_CTRL_3 0x79 |
|
#define | C6DOFIMU11_BUF_CLEAR 0x7A |
|
#define | C6DOFIMU11_BUF_STATUS_1 0x7B |
|
#define | C6DOFIMU11_BUF_STATUS_2 0x7C |
|
#define | C6DOFIMU11_BUF_STATUS_3 0x7D |
|
#define | C6DOFIMU11_BUF_READ 0x7E |
|
#define | C6DOFIMU11_WHO_AM_I_WIA_ID 0x2D |
|
#define | C6DOFIMU11_INS1_INT_NO_INT 0x00 |
|
#define | C6DOFIMU11_INS1_INT_INT 0x80 |
|
#define | C6DOFIMU11_INS1_BFI_BUFF_NOT_FULL 0x00 |
|
#define | C6DOFIMU11_INS1_BFI_BUFF_FULL 0x40 |
|
#define | C6DOFIMU11_INS1_WMI_MARK_NOT_REACHED 0x00 |
|
#define | C6DOFIMU11_INS1_WMI_MARK_REACHED 0x20 |
|
#define | C6DOFIMU11_INS1_DRDY_A_NOT_AVAILABLE 0x00 |
|
#define | C6DOFIMU11_INS1_DRDY_A_AVAILABLE 0x10 |
|
#define | C6DOFIMU11_INS1_DRDY_M_NOT_AVAILABLE 0x00 |
|
#define | C6DOFIMU11_INS1_DRDY_M_AVAILABLE 0x08 |
|
#define | C6DOFIMU11_INS1_FFI_NO_FFI 0x00 |
|
#define | C6DOFIMU11_INS1_FFI_FFI 0x04 |
|
#define | C6DOFIMU11_INS1_AMI_NO_MOTION 0x00 |
|
#define | C6DOFIMU11_INS1_AMI_MOTION 0x02 |
|
#define | C6DOFIMU11_INS1_MMI_NO_MOTION 0x00 |
|
#define | C6DOFIMU11_INS1_MMI_MOTION 0x01 |
|
#define | C6DOFIMU11_INS2_AXNI 0x20 |
|
#define | C6DOFIMU11_INS2_AXPI 0x10 |
|
#define | C6DOFIMU11_INS2_AYNI 0x08 |
|
#define | C6DOFIMU11_INS2_AYPI 0x04 |
|
#define | C6DOFIMU11_INS2_AZNI 0x02 |
|
#define | C6DOFIMU11_INS2_AZPI 0x01 |
|
#define | C6DOFIMU11_INS3_MXNI 0x20 |
|
#define | C6DOFIMU11_INS3_MXPI 0x10 |
|
#define | C6DOFIMU11_INS3_MYNI 0x08 |
|
#define | C6DOFIMU11_INS3_MYPI 0x04 |
|
#define | C6DOFIMU11_INS3_MZNI 0x02 |
|
#define | C6DOFIMU11_INS3_MZPI 0x01 |
|
#define | C6DOFIMU11_INC1_BFI1 0x40 |
|
#define | C6DOFIMU11_INC1_WMI1 0x20 |
|
#define | C6DOFIMU11_INC1_DRDY_A1 0x10 |
|
#define | C6DOFIMU11_INC1_DRDY_M1 0x08 |
|
#define | C6DOFIMU11_INC1_FFI1 0x04 |
|
#define | C6DOFIMU11_INC1_AMI1 0x02 |
|
#define | C6DOFIMU11_INC1_MMI1 0x01 |
|
#define | C6DOFIMU11_INC2_BFI2 0x40 |
|
#define | C6DOFIMU11_INC2_WMI2 0x20 |
|
#define | C6DOFIMU11_INC2_DRDY_A2 0x10 |
|
#define | C6DOFIMU11_INC2_DRDY_M2 0x08 |
|
#define | C6DOFIMU11_INC2_FFI2 0x04 |
|
#define | C6DOFIMU11_INC2_AMI2 0x02 |
|
#define | C6DOFIMU11_INC2_MMI2 0x01 |
|
#define | C6DOFIMU11_INC3_IED2_PUSHPULL 0x00 |
|
#define | C6DOFIMU11_INC3_IED2_OPENDRAIN 0x80 |
|
#define | C6DOFIMU11_INC3_IEA2_LOW 0x00 |
|
#define | C6DOFIMU11_INC3_IEA2_HIGH 0x40 |
|
#define | C6DOFIMU11_INC3_IEL2_LATCHED 0x00 |
|
#define | C6DOFIMU11_INC3_IEL2_PULSED 0x10 |
|
#define | C6DOFIMU11_INC3_IEL2_FIFO_TRIG 0x20 |
|
#define | C6DOFIMU11_INC3_IEL2_FIFO_TRIG_2 0x30 |
|
#define | C6DOFIMU11_INC3_IED1_PUSHPULL 0x00 |
|
#define | C6DOFIMU11_INC3_IED1_OPENDRAIN 0x08 |
|
#define | C6DOFIMU11_INC3_IEA1_LOW 0x00 |
|
#define | C6DOFIMU11_INC3_IEA1_HIGH 0x04 |
|
#define | C6DOFIMU11_INC3_IEL1_LATCHED 0x00 |
|
#define | C6DOFIMU11_INC3_IEL1_PULSED 0x01 |
|
#define | C6DOFIMU11_INC3_IEL1_FIFO_TRIG 0x02 |
|
#define | C6DOFIMU11_INC3_IEL1_FIFO_TRIG_2 0x03 |
|
#define | C6DOFIMU11_INC4_AXNIE 0x20 |
|
#define | C6DOFIMU11_INC4_AXPIE 0x10 |
|
#define | C6DOFIMU11_INC4_AYNIE 0x08 |
|
#define | C6DOFIMU11_INC4_AYPIE 0x04 |
|
#define | C6DOFIMU11_INC4_AZNIE 0x02 |
|
#define | C6DOFIMU11_INC4_AZPIE 0x01 |
|
#define | C6DOFIMU11_INC5_MXNIE 0x20 |
|
#define | C6DOFIMU11_INC5_MXPIE 0x10 |
|
#define | C6DOFIMU11_INC5_MYNIE 0x08 |
|
#define | C6DOFIMU11_INC5_MYPIE 0x04 |
|
#define | C6DOFIMU11_INC5_MZNIE 0x02 |
|
#define | C6DOFIMU11_INC5_MZPIE 0x01 |
|
#define | C6DOFIMU11_AMI_CNTL3_AMI_EN_DISABLED 0x00 |
|
#define | C6DOFIMU11_AMI_CNTL3_AMI_EN_ENABLED 0x80 |
|
#define | C6DOFIMU11_AMI_CNTL3_AMIUL 0x40 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_0P781 0x00 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_1P563 0x01 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_3P125 0x02 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_6P25 0x03 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_12P5 0x04 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_25 0x05 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_50 0x06 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_100 0x07 |
|
#define | C6DOFIMU11_MMI_CNTL3_MMI_EN_DISABLED 0x00 |
|
#define | C6DOFIMU11_MMI_CNTL3_MMI_EN_ENABLED 0x80 |
|
#define | C6DOFIMU11_MMI_CNTL3_MMIUL 0x40 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_0P781 0x00 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_1P563 0x01 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_3P125 0x02 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_6P25 0x03 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_12P5 0x04 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_25 0x05 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_50 0x06 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_100 0x07 |
|
#define | C6DOFIMU11_FFI_CNTL3_FFI_EN_DISABLED 0x00 |
|
#define | C6DOFIMU11_FFI_CNTL3_FFI_EN_ENABLED 0x80 |
|
#define | C6DOFIMU11_FFI_CNTL3_FFIUL 0x40 |
|
#define | C6DOFIMU11_FFI_CNTL3_DCRM 0x08 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_12P5 0x00 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_25 0x01 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_50 0x02 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_100 0x03 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_200 0x04 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_400 0x05 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_800 0x06 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_1600 0x07 |
|
#define | C6DOFIMU11_ODCNTL_OSA_12P5 0x00 |
|
#define | C6DOFIMU11_ODCNTL_OSA_25 0x01 |
|
#define | C6DOFIMU11_ODCNTL_OSA_50 0x02 |
|
#define | C6DOFIMU11_ODCNTL_OSA_100 0x03 |
|
#define | C6DOFIMU11_ODCNTL_OSA_200 0x04 |
|
#define | C6DOFIMU11_ODCNTL_OSA_400 0x05 |
|
#define | C6DOFIMU11_ODCNTL_OSA_800 0x06 |
|
#define | C6DOFIMU11_ODCNTL_OSA_1600 0x07 |
|
#define | C6DOFIMU11_ODCNTL_OSA_0P781 0x08 |
|
#define | C6DOFIMU11_ODCNTL_OSA_1P563 0x09 |
|
#define | C6DOFIMU11_ODCNTL_OSA_3P125 0x0A |
|
#define | C6DOFIMU11_ODCNTL_OSA_6P25 0x0B |
|
#define | C6DOFIMU11_ODCNTL_OSA_25600ST0P8 0x0C |
|
#define | C6DOFIMU11_ODCNTL_OSA_25600ST1P6 0x0D |
|
#define | C6DOFIMU11_ODCNTL_OSA_25600ST3P2 0x0E |
|
#define | C6DOFIMU11_ODCNTL_OSA_25600 0x0F |
|
#define | C6DOFIMU11_ODCNTL_OSM_12P5 0x00 |
|
#define | C6DOFIMU11_ODCNTL_OSM_25 0x10 |
|
#define | C6DOFIMU11_ODCNTL_OSM_50 0x20 |
|
#define | C6DOFIMU11_ODCNTL_OSM_100 0x30 |
|
#define | C6DOFIMU11_ODCNTL_OSM_200 0x40 |
|
#define | C6DOFIMU11_ODCNTL_OSM_400 0x50 |
|
#define | C6DOFIMU11_ODCNTL_OSM_800 0x60 |
|
#define | C6DOFIMU11_ODCNTL_OSM_1600 0x70 |
|
#define | C6DOFIMU11_ODCNTL_OSM_0P781 0x80 |
|
#define | C6DOFIMU11_ODCNTL_OSM_1P563 0x90 |
|
#define | C6DOFIMU11_ODCNTL_OSM_3P125 0xA0 |
|
#define | C6DOFIMU11_ODCNTL_OSM_6P25 0xB0 |
|
#define | C6DOFIMU11_ODCNTL_OSM_12800A 0xC0 |
|
#define | C6DOFIMU11_ODCNTL_OSM_12800B 0xD0 |
|
#define | C6DOFIMU11_ODCNTL_OSM_12800C 0xE0 |
|
#define | C6DOFIMU11_ODCNTL_OSM_12800 0xF0 |
|
#define | C6DOFIMU11_CNTL1_SRST 0x80 |
|
#define | C6DOFIMU11_CNTL1_STEN_DISABLED 0x00 |
|
#define | C6DOFIMU11_CNTL1_STEN_ENABLED 0x40 |
|
#define | C6DOFIMU11_CNTL1_STPOL 0x20 |
|
#define | C6DOFIMU11_CNTL1_COTC 0x08 |
|
#define | C6DOFIMU11_CNTL2_TEMP_EN_STANDBY_MODE 0x00 |
|
#define | C6DOFIMU11_CNTL2_TEMPERATURE_DISABLE 0x00 |
|
#define | C6DOFIMU11_CNTL2_TEMPERATURE_ENABLE 0x01 |
|
#define | C6DOFIMU11_CNTL2_TEMP_EN_OPERATING_MODE 0x40 |
|
#define | C6DOFIMU11_CNTL2_GSEL_8G 0x00 |
|
#define | C6DOFIMU11_CNTL2_GSEL_16G 0x10 |
|
#define | C6DOFIMU11_CNTL2_GSEL_32G 0x20 |
|
#define | C6DOFIMU11_CNTL2_GSEL_64G 0x30 |
|
#define | C6DOFIMU11_CNTL2_RES_A4M2 0x00 |
|
#define | C6DOFIMU11_CNTL2_RES_A32M16 0x04 |
|
#define | C6DOFIMU11_CNTL2_RES_MAX1 0x08 |
|
#define | C6DOFIMU11_CNTL2_RES_MAX2 0x0C |
|
#define | C6DOFIMU11_CNTL2_MAG_DISABLE 0x00 |
|
#define | C6DOFIMU11_CNTL2_MAG_ENABLE 0x01 |
|
#define | C6DOFIMU11_CNTL2_MAG_EN_STANDBY_MODE 0x00 |
|
#define | C6DOFIMU11_CNTL2_MAG_EN_OPERATING_MODE 0x02 |
|
#define | C6DOFIMU11_CNTL2_ACCEL_EN_STANDBY_MODE 0x00 |
|
#define | C6DOFIMU11_CNTL2_ACCEL_EN_OPERATING_MODE 0x01 |
|
#define | C6DOFIMU11_CNTL2_ACCEL_DISABLE 0x00 |
|
#define | C6DOFIMU11_CNTL2_ACCEL_ENABLE 0x01 |
|
#define | C6DOFIMU11_COTR_TEST_RESP_DEFAULT 0x55 |
|
#define | C6DOFIMU11_COTR_TEST_RESP_TEST 0xAA |
|
#define | C6DOFIMU11_BUF_CTRL_2_BUF_M_FIFO 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_2_BUF_M_STREAM 0x02 |
|
#define | C6DOFIMU11_BUF_CTRL_2_BUF_M_TRIGGER 0x04 |
|
#define | C6DOFIMU11_BUF_CTRL_2_BUF_M_FILO 0x03 |
|
#define | C6DOFIMU11_BUF_CTRL_2_SMT_TH8 0x01 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BFI_EN_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BFI_EN_ENABLED 0x80 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AX_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AX_ENABLED 0x40 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AY_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AY_ENABLED 0x20 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AZ_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AZ_ENABLED 0x10 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MX_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MX_ENABLED 0x08 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MY_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MY_ENABLED 0x04 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MZ_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MZ_ENABLED 0x02 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_TEMP_DISABLED 0x00 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_TEMP_ENABLED 0x01 |
|
#define | C6DOFIMU11_BUF_STATUS_2_BUF_TRIG 0x02 |
|
#define | C6DOFIMU11_BUF_STATUS_2_SMP_LEV_H 0x01 |
|
#define | C6DOFIMU11_WHO_AM_I_WIA_MASK 0xFF |
|
#define | C6DOFIMU11_INS1_INT_MASK 0x80 |
|
#define | C6DOFIMU11_INS1_BFI_MASK 0x40 |
|
#define | C6DOFIMU11_INS1_WMI_MASK 0x20 |
|
#define | C6DOFIMU11_INS1_DRDY_A_MASK 0x10 |
|
#define | C6DOFIMU11_INS1_DRDY_M_MASK 0x08 |
|
#define | C6DOFIMU11_INS1_FFI_MASK 0x04 |
|
#define | C6DOFIMU11_INS1_AMI_MASK 0x02 |
|
#define | C6DOFIMU11_INS1_MMI_MASK 0x01 |
|
#define | C6DOFIMU11_INC3_IED2_MASK 0x80 |
|
#define | C6DOFIMU11_INC3_IEA2_MASK 0x40 |
|
#define | C6DOFIMU11_INC3_IEL2_MASK 0x30 |
|
#define | C6DOFIMU11_INC3_IED1_MASK 0x08 |
|
#define | C6DOFIMU11_INC3_IEA1_MASK 0x04 |
|
#define | C6DOFIMU11_INC3_IEL1_MASK 0x03 |
|
#define | C6DOFIMU11_AMI_CNTL3_AMI_EN_MASK 0x80 |
|
#define | C6DOFIMU11_AMI_CNTL3_OAMI_MASK 0x07 |
|
#define | C6DOFIMU11_MMI_CNTL3_MMI_EN_MASK 0x80 |
|
#define | C6DOFIMU11_MMI_CNTL3_OMMI_MASK 0x07 |
|
#define | C6DOFIMU11_FFI_CNTL3_FFI_EN_MASK 0x80 |
|
#define | C6DOFIMU11_FFI_CNTL3_OFFI_MASK 0x07 |
|
#define | C6DOFIMU11_ODCNTL_OSA_MASK 0x0F |
|
#define | C6DOFIMU11_ODCNTL_OSM_MASK 0xF0 |
|
#define | C6DOFIMU11_CNTL1_STEN_MASK 0x40 |
|
#define | C6DOFIMU11_CNTL2_TEMP_EN_MASK 0x40 |
|
#define | C6DOFIMU11_CNTL2_GSEL_MASK 0x30 |
|
#define | C6DOFIMU11_CNTL2_RES_MASK 0x0C |
|
#define | C6DOFIMU11_CNTL2_MAG_EN_MASK 0x02 |
|
#define | C6DOFIMU11_CNTL2_ACCEL_EN_MASK 0x01 |
|
#define | C6DOFIMU11_COTR_TEST_RESP_MASK 0xFF |
|
#define | C6DOFIMU11_BUF_CTRL_1_SMT_TH_MASK 0xFF |
|
#define | C6DOFIMU11_BUF_CTRL_2_BUF_M_MASK 0x06 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BFI_EN_MASK 0x80 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AX_MASK 0x40 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AY_MASK 0x20 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_AZ_MASK 0x10 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MX_MASK 0x08 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MY_MASK 0x04 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_MZ_MASK 0x02 |
|
#define | C6DOFIMU11_BUF_CTRL_3_BUF_TEMP_MASK 0x01 |
|
#define | C6DOFIMU11_BUF_STATUS_1_SMP_LEV_MASK 0xFF |
|
#define | C6DOFIMU11_BUF_STATUS_2_SMP_PAST_MASK 0xFF |
|
#define | C6DOFIMU11_BUF_STATUS_3_SMP_PAST_H_MASK 0xFF |
|
#define | C6DOFIMU11_CHECK_ID_ERROR 0x00 |
|
#define | C6DOFIMU11_CHECK_ID_SUCCESS 0x01 |
|
#define | C6DOFIMU11_ACCEL_COEF_RES_8G 0.00183111052 |
|
#define | C6DOFIMU11_ACCEL_COEF_RES_16G 0.00732444210 |
|
#define | C6DOFIMU11_ACCEL_COEF_RES_32G 0.02929776840 |
|
#define | C6DOFIMU11_ACCEL_COEF_RES_64G 0.11255815032 |
|
#define | C6DOFIMU11_MAG_COEF 0.03662221137 |
|