mimxrt1170_eth1_driver.h

Go to the documentation of this file.

 
#ifndef _MIMXRT1170_ETH1_DRIVER_H
#define _MIMXRT1170_ETH1_DRIVER_H
 
//Number of TX buffers
#ifndef MIMXRT1170_ETH1_TX_BUFFER_COUNT
   #define MIMXRT1170_ETH1_TX_BUFFER_COUNT 8
#elif (MIMXRT1170_ETH1_TX_BUFFER_COUNT < 1)
   #error MIMXRT1170_ETH1_TX_BUFFER_COUNT parameter is not valid
#endif
 
//TX buffer size
#ifndef MIMXRT1170_ETH1_TX_BUFFER_SIZE
   #define MIMXRT1170_ETH1_TX_BUFFER_SIZE 1536
#elif (MIMXRT1170_ETH1_TX_BUFFER_SIZE != 1536)
   #error MIMXRT1170_ETH1_TX_BUFFER_SIZE parameter is not valid
#endif
 
//Number of RX buffers
#ifndef MIMXRT1170_ETH1_RX_BUFFER_COUNT
   #define MIMXRT1170_ETH1_RX_BUFFER_COUNT 8
#elif (MIMXRT1170_ETH1_RX_BUFFER_COUNT < 1)
   #error MIMXRT1170_ETH1_RX_BUFFER_COUNT parameter is not valid
#endif
 
//RX buffer size
#ifndef MIMXRT1170_ETH1_RX_BUFFER_SIZE
   #define MIMXRT1170_ETH1_RX_BUFFER_SIZE 1536
#elif (MIMXRT1170_ETH1_RX_BUFFER_SIZE != 1536)
   #error MIMXRT1170_ETH1_RX_BUFFER_SIZE parameter is not valid
#endif
 
//Interrupt priority grouping
#ifndef MIMXRT1170_ETH1_IRQ_PRIORITY_GROUPING
   #define MIMXRT1170_ETH1_IRQ_PRIORITY_GROUPING 3
#elif (MIMXRT1170_ETH1_IRQ_PRIORITY_GROUPING < 0)
   #error MIMXRT1170_ETH1_IRQ_PRIORITY_GROUPING parameter is not valid
#endif
 
//Ethernet interrupt group priority
#ifndef MIMXRT1170_ETH1_IRQ_GROUP_PRIORITY
   #define MIMXRT1170_ETH1_IRQ_GROUP_PRIORITY 12
#elif (MIMXRT1170_ETH1_IRQ_GROUP_PRIORITY < 0)
   #error MIMXRT1170_ETH1_IRQ_GROUP_PRIORITY parameter is not valid
#endif
 
//Ethernet interrupt subpriority
#ifndef MIMXRT1170_ETH1_IRQ_SUB_PRIORITY
   #define MIMXRT1170_ETH1_IRQ_SUB_PRIORITY 0
#elif (MIMXRT1170_ETH1_IRQ_SUB_PRIORITY < 0)
   #error MIMXRT1170_ETH1_IRQ_SUB_PRIORITY parameter is not valid
#endif
 
//Name of the section where to place DMA buffers
#ifndef MIMXRT1170_ETH1_RAM_SECTION
   #define MIMXRT1170_ETH1_RAM_SECTION ".ram_no_cache"
#endif
 
//Enhanced transmit buffer descriptor
#define ENET_TBD0_R                0x80000000
#define ENET_TBD0_TO1              0x40000000
#define ENET_TBD0_W                0x20000000
#define ENET_TBD0_TO2              0x10000000
#define ENET_TBD0_L                0x08000000
#define ENET_TBD0_TC               0x04000000
#define ENET_TBD0_DATA_LENGTH      0x0000FFFF
#define ENET_TBD1_DATA_POINTER     0xFFFFFFFF
#define ENET_TBD2_INT              0x40000000
#define ENET_TBD2_TS               0x20000000
#define ENET_TBD2_PINS             0x10000000
#define ENET_TBD2_IINS             0x08000000
#define ENET_TBD2_TXE              0x00008000
#define ENET_TBD2_UE               0x00002000
#define ENET_TBD2_EE               0x00001000
#define ENET_TBD2_FE               0x00000800
#define ENET_TBD2_LCE              0x00000400
#define ENET_TBD2_OE               0x00000200
#define ENET_TBD2_TSE              0x00000100
#define ENET_TBD4_BDU              0x80000000
#define ENET_TBD5_TIMESTAMP        0xFFFFFFFF
 
//Enhanced receive buffer descriptor
#define ENET_RBD0_E                0x80000000
#define ENET_RBD0_RO1              0x40000000
#define ENET_RBD0_W                0x20000000
#define ENET_RBD0_RO2              0x10000000
#define ENET_RBD0_L                0x08000000
#define ENET_RBD0_M                0x01000000
#define ENET_RBD0_BC               0x00800000
#define ENET_RBD0_MC               0x00400000
#define ENET_RBD0_LG               0x00200000
#define ENET_RBD0_NO               0x00100000
#define ENET_RBD0_CR               0x00040000
#define ENET_RBD0_OV               0x00020000
#define ENET_RBD0_TR               0x00010000
#define ENET_RBD0_DATA_LENGTH      0x0000FFFF
#define ENET_RBD1_DATA_POINTER     0xFFFFFFFF
#define ENET_RBD2_ME               0x80000000
#define ENET_RBD2_PE               0x04000000
#define ENET_RBD2_CE               0x02000000
#define ENET_RBD2_UC               0x01000000
#define ENET_RBD2_INT              0x00800000
#define ENET_RBD2_VPCP             0x0000E000
#define ENET_RBD2_ICE              0x00000020
#define ENET_RBD2_PCR              0x00000010
#define ENET_RBD2_VLAN             0x00000004
#define ENET_RBD2_IPV6             0x00000002
#define ENET_RBD2_FRAG             0x00000001
#define ENET_RBD3_HEADER_LENGTH    0xF8000000
#define ENET_RBD3_PROTOCOL_TYPE    0x00FF0000
#define ENET_RBD3_PAYLOAD_CHECKSUM 0x0000FFFF
#define ENET_RBD4_BDU              0x80000000
#define ENET_RBD5_TIMESTAMP        0xFFFFFFFF
 
//C++ guard
#ifdef __cplusplus
extern "C" {
#endif
 
//i.MX RT1170 Ethernet MAC driver (ENET instance)
extern const NicDriver mimxrt1170Eth1Driver;
 
//i.MX RT1170 Ethernet MAC related functions
error_t mimxrt1170Eth1Init(NetInterface *interface);
void mimxrt1170Eth1InitGpio(NetInterface *interface);
void mimxrt1170Eth1InitBufferDesc(NetInterface *interface);
 
void mimxrt1170Eth1Tick(NetInterface *interface);
 
void mimxrt1170Eth1EnableIrq(NetInterface *interface);
void mimxrt1170Eth1DisableIrq(NetInterface *interface);
void mimxrt1170Eth1EventHandler(NetInterface *interface);
 
error_t mimxrt1170Eth1SendPacket(NetInterface *interface,
   const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary);
 
error_t mimxrt1170Eth1ReceivePacket(NetInterface *interface);
 
error_t mimxrt1170Eth1UpdateMacAddrFilter(NetInterface *interface);
error_t mimxrt1170Eth1UpdateMacConfig(NetInterface *interface);
 
void mimxrt1170Eth1WritePhyReg(uint8_t opcode, uint8_t phyAddr,
   uint8_t regAddr, uint16_t data);
 
uint16_t mimxrt1170Eth1ReadPhyReg(uint8_t opcode, uint8_t phyAddr,
   uint8_t regAddr);
 
uint32_t mimxrt1170Eth1CalcCrc(const void *data, size_t length);
 
//C++ guard
#ifdef __cplusplus
}
#endif
 
#endif