stm32f2xx_eth_driver.h

Go to the documentation of this file.

 
#ifndef _STM32F2XX_ETH_DRIVER_H
#define _STM32F2XX_ETH_DRIVER_H
 
//Dependencies
#include "core/nic.h"
 
//Number of TX buffers
#ifndef STM32F2XX_ETH_TX_BUFFER_COUNT
   #define STM32F2XX_ETH_TX_BUFFER_COUNT 3
#elif (STM32F2XX_ETH_TX_BUFFER_COUNT < 1)
   #error STM32F2XX_ETH_TX_BUFFER_COUNT parameter is not valid
#endif
 
//TX buffer size
#ifndef STM32F2XX_ETH_TX_BUFFER_SIZE
   #define STM32F2XX_ETH_TX_BUFFER_SIZE 1536
#elif (STM32F2XX_ETH_TX_BUFFER_SIZE != 1536)
   #error STM32F2XX_ETH_TX_BUFFER_SIZE parameter is not valid
#endif
 
//Number of RX buffers
#ifndef STM32F2XX_ETH_RX_BUFFER_COUNT
   #define STM32F2XX_ETH_RX_BUFFER_COUNT 6
#elif (STM32F2XX_ETH_RX_BUFFER_COUNT < 1)
   #error STM32F2XX_ETH_RX_BUFFER_COUNT parameter is not valid
#endif
 
//RX buffer size
#ifndef STM32F2XX_ETH_RX_BUFFER_SIZE
   #define STM32F2XX_ETH_RX_BUFFER_SIZE 1536
#elif (STM32F2XX_ETH_RX_BUFFER_SIZE != 1536)
   #error STM32F2XX_ETH_RX_BUFFER_SIZE parameter is not valid
#endif
 
//Interrupt priority grouping
#ifndef STM32F2XX_ETH_IRQ_PRIORITY_GROUPING
   #define STM32F2XX_ETH_IRQ_PRIORITY_GROUPING 3
#elif (STM32F2XX_ETH_IRQ_PRIORITY_GROUPING < 0)
   #error STM32F2XX_ETH_IRQ_PRIORITY_GROUPING parameter is not valid
#endif
 
//Ethernet interrupt group priority
#ifndef STM32F2XX_ETH_IRQ_GROUP_PRIORITY
   #define STM32F2XX_ETH_IRQ_GROUP_PRIORITY 12
#elif (STM32F2XX_ETH_IRQ_GROUP_PRIORITY < 0)
   #error STM32F2XX_ETH_IRQ_GROUP_PRIORITY parameter is not valid
#endif
 
//Ethernet interrupt subpriority
#ifndef STM32F2XX_ETH_IRQ_SUB_PRIORITY
   #define STM32F2XX_ETH_IRQ_SUB_PRIORITY 0
#elif (STM32F2XX_ETH_IRQ_SUB_PRIORITY < 0)
   #error STM32F2XX_ETH_IRQ_SUB_PRIORITY parameter is not valid
#endif
 
//ETH_MACCR register
#define ETH_MACCR_RESERVED15 0x00008000
 
//Transmit DMA descriptor flags
#define ETH_TDES0_OWN       0x80000000
#define ETH_TDES0_IC        0x40000000
#define ETH_TDES0_LS        0x20000000
#define ETH_TDES0_FS        0x10000000
#define ETH_TDES0_DC        0x08000000
#define ETH_TDES0_DP        0x04000000
#define ETH_TDES0_TTSE      0x02000000
#define ETH_TDES0_CIC       0x00C00000
#define ETH_TDES0_TER       0x00200000
#define ETH_TDES0_TCH       0x00100000
#define ETH_TDES0_TTSS      0x00020000
#define ETH_TDES0_IHE       0x00010000
#define ETH_TDES0_ES        0x00008000
#define ETH_TDES0_JT        0x00004000
#define ETH_TDES0_FF        0x00002000
#define ETH_TDES0_IPE       0x00001000
#define ETH_TDES0_LCA       0x00000800
#define ETH_TDES0_NC        0x00000400
#define ETH_TDES0_LCO       0x00000200
#define ETH_TDES0_EC        0x00000100
#define ETH_TDES0_VF        0x00000080
#define ETH_TDES0_CC        0x00000078
#define ETH_TDES0_ED        0x00000004
#define ETH_TDES0_UF        0x00000002
#define ETH_TDES0_DB        0x00000001
#define ETH_TDES1_TBS2      0x1FFF0000
#define ETH_TDES1_TBS1      0x00001FFF
#define ETH_TDES2_TBAP1     0xFFFFFFFF
#define ETH_TDES3_TBAP2     0xFFFFFFFF
#define ETH_TDES6_TTSL      0xFFFFFFFF
#define ETH_TDES7_TTSH      0xFFFFFFFF
 
//Receive DMA descriptor flags
#define ETH_RDES0_OWN       0x80000000
#define ETH_RDES0_AFM       0x40000000
#define ETH_RDES0_FL        0x3FFF0000
#define ETH_RDES0_ES        0x00008000
#define ETH_RDES0_DE        0x00004000
#define ETH_RDES0_SAF       0x00002000
#define ETH_RDES0_LE        0x00001000
#define ETH_RDES0_OE        0x00000800
#define ETH_RDES0_VLAN      0x00000400
#define ETH_RDES0_FS        0x00000200
#define ETH_RDES0_LS        0x00000100
#define ETH_RDES0_IPHCE_TSV 0x00000080
#define ETH_RDES0_LCO       0x00000040
#define ETH_RDES0_FT        0x00000020
#define ETH_RDES0_RWT       0x00000010
#define ETH_RDES0_RE        0x00000008
#define ETH_RDES0_DBE       0x00000004
#define ETH_RDES0_CE        0x00000002
#define ETH_RDES0_PCE_ESA   0x00000001
#define ETH_RDES1_DIC       0x80000000
#define ETH_RDES1_RBS2      0x1FFF0000
#define ETH_RDES1_RER       0x00008000
#define ETH_RDES1_RCH       0x00004000
#define ETH_RDES1_RBS1      0x00001FFF
#define ETH_RDES2_RBAP1     0xFFFFFFFF
#define ETH_RDES3_RBAP2     0xFFFFFFFF
#define ETH_RDES4_PV        0x00002000
#define ETH_RDES4_PFT       0x00001000
#define ETH_RDES4_PMT       0x00000F00
#define ETH_RDES4_IPV6PR    0x00000080
#define ETH_RDES4_IPV4PR    0x00000040
#define ETH_RDES4_IPCB      0x00000020
#define ETH_RDES4_IPPE      0x00000010
#define ETH_RDES4_IPHE      0x00000008
#define ETH_RDES4_IPPT      0x00000007
#define ETH_RDES6_RTSL      0xFFFFFFFF
#define ETH_RDES7_RTSH      0xFFFFFFFF
 
//C++ guard
#ifdef __cplusplus
extern "C" {
#endif
 
 
typedef struct
{
   uint32_t tdes0;
   uint32_t tdes1;
   uint32_t tdes2;
   uint32_t tdes3;
   uint32_t tdes4;
   uint32_t tdes5;
   uint32_t tdes6;
   uint32_t tdes7;
} Stm32f2xxTxDmaDesc;
 
 
typedef struct
{
   uint32_t rdes0;
   uint32_t rdes1;
   uint32_t rdes2;
   uint32_t rdes3;
   uint32_t rdes4;
   uint32_t rdes5;
   uint32_t rdes6;
   uint32_t rdes7;
} Stm32f2xxRxDmaDesc;
 
 
//STM32F2 Ethernet MAC driver
extern const NicDriver stm32f2xxEthDriver;
 
//STM32F2 Ethernet MAC related functions
error_t stm32f2xxEthInit(NetInterface *interface);
void stm32f2xxEthInitGpio(NetInterface *interface);
void stm32f2xxEthInitDmaDesc(NetInterface *interface);
 
void stm32f2xxEthTick(NetInterface *interface);
 
void stm32f2xxEthEnableIrq(NetInterface *interface);
void stm32f2xxEthDisableIrq(NetInterface *interface);
void stm32f2xxEthEventHandler(NetInterface *interface);
 
error_t stm32f2xxEthSendPacket(NetInterface *interface,
   const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary);
 
error_t stm32f2xxEthReceivePacket(NetInterface *interface);
 
error_t stm32f2xxEthUpdateMacAddrFilter(NetInterface *interface);
error_t stm32f2xxEthUpdateMacConfig(NetInterface *interface);
 
void stm32f2xxEthWritePhyReg(uint8_t opcode, uint8_t phyAddr,
   uint8_t regAddr, uint16_t data);
 
uint16_t stm32f2xxEthReadPhyReg(uint8_t opcode, uint8_t phyAddr,
   uint8_t regAddr);
 
uint32_t stm32f2xxEthCalcCrc(const void *data, size_t length);
 
//C++ guard
#ifdef __cplusplus
}
#endif
 
#endif