mikroSDK Reference Manual
stm32f417xx.h
Go to the documentation of this file.
1
33#ifndef __STM32F417xx_H
34#define __STM32F417xx_H
35
36#ifdef __cplusplus
37 extern "C" {
38#endif /* __cplusplus */
39
47#define __CM4_REV 0x0001U
48#define __MPU_PRESENT 1U
49#define __NVIC_PRIO_BITS 4U
50#define __Vendor_SysTickConfig 0U
51#define __FPU_PRESENT 1U
65typedef enum
66{
67/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
68 NonMaskableInt_IRQn = -14,
69 MemoryManagement_IRQn = -12,
70 BusFault_IRQn = -11,
71 UsageFault_IRQn = -10,
72 SVCall_IRQn = -5,
73 DebugMonitor_IRQn = -4,
74 PendSV_IRQn = -2,
75 SysTick_IRQn = -1,
76/****** STM32 specific Interrupt Numbers **********************************************************************/
77 WWDG_IRQn = 0,
78 PVD_IRQn = 1,
79 TAMP_STAMP_IRQn = 2,
80 RTC_WKUP_IRQn = 3,
81 FLASH_IRQn = 4,
82 RCC_IRQn = 5,
83 EXTI0_IRQn = 6,
84 EXTI1_IRQn = 7,
85 EXTI2_IRQn = 8,
86 EXTI3_IRQn = 9,
87 EXTI4_IRQn = 10,
88 DMA1_Stream0_IRQn = 11,
89 DMA1_Stream1_IRQn = 12,
90 DMA1_Stream2_IRQn = 13,
91 DMA1_Stream3_IRQn = 14,
92 DMA1_Stream4_IRQn = 15,
93 DMA1_Stream5_IRQn = 16,
94 DMA1_Stream6_IRQn = 17,
95 ADC_IRQn = 18,
96 CAN1_TX_IRQn = 19,
97 CAN1_RX0_IRQn = 20,
98 CAN1_RX1_IRQn = 21,
99 CAN1_SCE_IRQn = 22,
100 EXTI9_5_IRQn = 23,
101 TIM1_BRK_TIM9_IRQn = 24,
102 TIM1_UP_TIM10_IRQn = 25,
103 TIM1_TRG_COM_TIM11_IRQn = 26,
104 TIM1_CC_IRQn = 27,
105 TIM2_IRQn = 28,
106 TIM3_IRQn = 29,
107 TIM4_IRQn = 30,
108 I2C1_EV_IRQn = 31,
109 I2C1_ER_IRQn = 32,
110 I2C2_EV_IRQn = 33,
111 I2C2_ER_IRQn = 34,
112 SPI1_IRQn = 35,
113 SPI2_IRQn = 36,
114 USART1_IRQn = 37,
115 USART2_IRQn = 38,
116 USART3_IRQn = 39,
117 EXTI15_10_IRQn = 40,
118 RTC_Alarm_IRQn = 41,
119 OTG_FS_WKUP_IRQn = 42,
120 TIM8_BRK_TIM12_IRQn = 43,
121 TIM8_UP_TIM13_IRQn = 44,
122 TIM8_TRG_COM_TIM14_IRQn = 45,
123 TIM8_CC_IRQn = 46,
124 DMA1_Stream7_IRQn = 47,
125 FSMC_IRQn = 48,
126 SDIO_IRQn = 49,
127 TIM5_IRQn = 50,
128 SPI3_IRQn = 51,
129 UART4_IRQn = 52,
130 UART5_IRQn = 53,
131 TIM6_DAC_IRQn = 54,
132 TIM7_IRQn = 55,
133 DMA2_Stream0_IRQn = 56,
134 DMA2_Stream1_IRQn = 57,
135 DMA2_Stream2_IRQn = 58,
136 DMA2_Stream3_IRQn = 59,
137 DMA2_Stream4_IRQn = 60,
138 ETH_IRQn = 61,
139 ETH_WKUP_IRQn = 62,
140 CAN2_TX_IRQn = 63,
141 CAN2_RX0_IRQn = 64,
142 CAN2_RX1_IRQn = 65,
143 CAN2_SCE_IRQn = 66,
144 OTG_FS_IRQn = 67,
145 DMA2_Stream5_IRQn = 68,
146 DMA2_Stream6_IRQn = 69,
147 DMA2_Stream7_IRQn = 70,
148 USART6_IRQn = 71,
149 I2C3_EV_IRQn = 72,
150 I2C3_ER_IRQn = 73,
151 OTG_HS_EP1_OUT_IRQn = 74,
152 OTG_HS_EP1_IN_IRQn = 75,
153 OTG_HS_WKUP_IRQn = 76,
154 OTG_HS_IRQn = 77,
155 DCMI_IRQn = 78,
156 CRYP_IRQn = 79,
157 HASH_RNG_IRQn = 80,
158 FPU_IRQn = 81
159} IRQn_Type;
160
165#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
166#include "system_stm32f4xx.h"
167#include <stdint.h>
168
177typedef struct
178{
179 __IO uint32_t SR;
180 __IO uint32_t CR1;
181 __IO uint32_t CR2;
182 __IO uint32_t SMPR1;
183 __IO uint32_t SMPR2;
184 __IO uint32_t JOFR1;
185 __IO uint32_t JOFR2;
186 __IO uint32_t JOFR3;
187 __IO uint32_t JOFR4;
188 __IO uint32_t HTR;
189 __IO uint32_t LTR;
190 __IO uint32_t SQR1;
191 __IO uint32_t SQR2;
192 __IO uint32_t SQR3;
193 __IO uint32_t JSQR;
194 __IO uint32_t JDR1;
195 __IO uint32_t JDR2;
196 __IO uint32_t JDR3;
197 __IO uint32_t JDR4;
198 __IO uint32_t DR;
199} ADC_TypeDef;
200
201typedef struct
202{
203 __IO uint32_t CSR;
204 __IO uint32_t CCR;
205 __IO uint32_t CDR;
207} ADC_Common_TypeDef;
208
209
214typedef struct
215{
216 __IO uint32_t TIR;
217 __IO uint32_t TDTR;
218 __IO uint32_t TDLR;
219 __IO uint32_t TDHR;
220} CAN_TxMailBox_TypeDef;
221
226typedef struct
227{
228 __IO uint32_t RIR;
229 __IO uint32_t RDTR;
230 __IO uint32_t RDLR;
231 __IO uint32_t RDHR;
232} CAN_FIFOMailBox_TypeDef;
233
238typedef struct
239{
240 __IO uint32_t FR1;
241 __IO uint32_t FR2;
242} CAN_FilterRegister_TypeDef;
243
248typedef struct
249{
250 __IO uint32_t MCR;
251 __IO uint32_t MSR;
252 __IO uint32_t TSR;
253 __IO uint32_t RF0R;
254 __IO uint32_t RF1R;
255 __IO uint32_t IER;
256 __IO uint32_t ESR;
257 __IO uint32_t BTR;
258 uint32_t RESERVED0[88];
259 CAN_TxMailBox_TypeDef sTxMailBox[3];
260 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
261 uint32_t RESERVED1[12];
262 __IO uint32_t FMR;
263 __IO uint32_t FM1R;
264 uint32_t RESERVED2;
265 __IO uint32_t FS1R;
266 uint32_t RESERVED3;
267 __IO uint32_t FFA1R;
268 uint32_t RESERVED4;
269 __IO uint32_t FA1R;
270 uint32_t RESERVED5[8];
271 CAN_FilterRegister_TypeDef sFilterRegister[28];
272} CAN_TypeDef;
273
278typedef struct
279{
280 __IO uint32_t DR;
281 __IO uint8_t IDR;
282 uint8_t RESERVED0;
283 uint16_t RESERVED1;
284 __IO uint32_t CR;
285} CRC_TypeDef;
286
291typedef struct
292{
293 __IO uint32_t CR;
294 __IO uint32_t SWTRIGR;
295 __IO uint32_t DHR12R1;
296 __IO uint32_t DHR12L1;
297 __IO uint32_t DHR8R1;
298 __IO uint32_t DHR12R2;
299 __IO uint32_t DHR12L2;
300 __IO uint32_t DHR8R2;
301 __IO uint32_t DHR12RD;
302 __IO uint32_t DHR12LD;
303 __IO uint32_t DHR8RD;
304 __IO uint32_t DOR1;
305 __IO uint32_t DOR2;
306 __IO uint32_t SR;
307} DAC_TypeDef;
308
313typedef struct
314{
315 __IO uint32_t IDCODE;
316 __IO uint32_t CR;
317 __IO uint32_t APB1FZ;
318 __IO uint32_t APB2FZ;
319}DBGMCU_TypeDef;
320
325typedef struct
326{
327 __IO uint32_t CR;
328 __IO uint32_t SR;
329 __IO uint32_t RISR;
330 __IO uint32_t IER;
331 __IO uint32_t MISR;
332 __IO uint32_t ICR;
333 __IO uint32_t ESCR;
334 __IO uint32_t ESUR;
335 __IO uint32_t CWSTRTR;
336 __IO uint32_t CWSIZER;
337 __IO uint32_t DR;
338} DCMI_TypeDef;
339
344typedef struct
345{
346 __IO uint32_t CR;
347 __IO uint32_t NDTR;
348 __IO uint32_t PAR;
349 __IO uint32_t M0AR;
350 __IO uint32_t M1AR;
351 __IO uint32_t FCR;
352} DMA_Stream_TypeDef;
353
354typedef struct
355{
356 __IO uint32_t LISR;
357 __IO uint32_t HISR;
358 __IO uint32_t LIFCR;
359 __IO uint32_t HIFCR;
360} DMA_TypeDef;
361
366typedef struct
367{
368 __IO uint32_t MACCR;
369 __IO uint32_t MACFFR;
370 __IO uint32_t MACHTHR;
371 __IO uint32_t MACHTLR;
372 __IO uint32_t MACMIIAR;
373 __IO uint32_t MACMIIDR;
374 __IO uint32_t MACFCR;
375 __IO uint32_t MACVLANTR; /* 8 */
376 uint32_t RESERVED0[2];
377 __IO uint32_t MACRWUFFR; /* 11 */
378 __IO uint32_t MACPMTCSR;
379 uint32_t RESERVED1;
380 __IO uint32_t MACDBGR;
381 __IO uint32_t MACSR; /* 15 */
382 __IO uint32_t MACIMR;
383 __IO uint32_t MACA0HR;
384 __IO uint32_t MACA0LR;
385 __IO uint32_t MACA1HR;
386 __IO uint32_t MACA1LR;
387 __IO uint32_t MACA2HR;
388 __IO uint32_t MACA2LR;
389 __IO uint32_t MACA3HR;
390 __IO uint32_t MACA3LR; /* 24 */
391 uint32_t RESERVED2[40];
392 __IO uint32_t MMCCR; /* 65 */
393 __IO uint32_t MMCRIR;
394 __IO uint32_t MMCTIR;
395 __IO uint32_t MMCRIMR;
396 __IO uint32_t MMCTIMR; /* 69 */
397 uint32_t RESERVED3[14];
398 __IO uint32_t MMCTGFSCCR; /* 84 */
399 __IO uint32_t MMCTGFMSCCR;
400 uint32_t RESERVED4[5];
401 __IO uint32_t MMCTGFCR;
402 uint32_t RESERVED5[10];
403 __IO uint32_t MMCRFCECR;
404 __IO uint32_t MMCRFAECR;
405 uint32_t RESERVED6[10];
406 __IO uint32_t MMCRGUFCR;
407 uint32_t RESERVED7[334];
408 __IO uint32_t PTPTSCR;
409 __IO uint32_t PTPSSIR;
410 __IO uint32_t PTPTSHR;
411 __IO uint32_t PTPTSLR;
412 __IO uint32_t PTPTSHUR;
413 __IO uint32_t PTPTSLUR;
414 __IO uint32_t PTPTSAR;
415 __IO uint32_t PTPTTHR;
416 __IO uint32_t PTPTTLR;
417 __IO uint32_t RESERVED8;
418 __IO uint32_t PTPTSSR;
419 uint32_t RESERVED9[565];
420 __IO uint32_t DMABMR;
421 __IO uint32_t DMATPDR;
422 __IO uint32_t DMARPDR;
423 __IO uint32_t DMARDLAR;
424 __IO uint32_t DMATDLAR;
425 __IO uint32_t DMASR;
426 __IO uint32_t DMAOMR;
427 __IO uint32_t DMAIER;
428 __IO uint32_t DMAMFBOCR;
429 __IO uint32_t DMARSWTR;
430 uint32_t RESERVED10[8];
431 __IO uint32_t DMACHTDR;
432 __IO uint32_t DMACHRDR;
433 __IO uint32_t DMACHTBAR;
434 __IO uint32_t DMACHRBAR;
435} ETH_TypeDef;
436
441typedef struct
442{
443 __IO uint32_t IMR;
444 __IO uint32_t EMR;
445 __IO uint32_t RTSR;
446 __IO uint32_t FTSR;
447 __IO uint32_t SWIER;
448 __IO uint32_t PR;
449} EXTI_TypeDef;
450
455typedef struct
456{
457 __IO uint32_t ACR;
458 __IO uint32_t KEYR;
459 __IO uint32_t OPTKEYR;
460 __IO uint32_t SR;
461 __IO uint32_t CR;
462 __IO uint32_t OPTCR;
463 __IO uint32_t OPTCR1;
464} FLASH_TypeDef;
465
466
467
472typedef struct
473{
474 __IO uint32_t BTCR[8];
475} FSMC_Bank1_TypeDef;
476
481typedef struct
482{
483 __IO uint32_t BWTR[7];
484} FSMC_Bank1E_TypeDef;
485
490typedef struct
491{
492 __IO uint32_t PCR2;
493 __IO uint32_t SR2;
494 __IO uint32_t PMEM2;
495 __IO uint32_t PATT2;
496 uint32_t RESERVED0;
497 __IO uint32_t ECCR2;
498 uint32_t RESERVED1;
499 uint32_t RESERVED2;
500 __IO uint32_t PCR3;
501 __IO uint32_t SR3;
502 __IO uint32_t PMEM3;
503 __IO uint32_t PATT3;
504 uint32_t RESERVED3;
505 __IO uint32_t ECCR3;
506} FSMC_Bank2_3_TypeDef;
507
512typedef struct
513{
514 __IO uint32_t PCR4;
515 __IO uint32_t SR4;
516 __IO uint32_t PMEM4;
517 __IO uint32_t PATT4;
518 __IO uint32_t PIO4;
519} FSMC_Bank4_TypeDef;
520
525typedef struct
526{
527 __IO uint32_t MODER;
528 __IO uint32_t OTYPER;
529 __IO uint32_t OSPEEDR;
530 __IO uint32_t PUPDR;
531 __IO uint32_t IDR;
532 __IO uint32_t ODR;
533 __IO uint32_t BSRR;
534 __IO uint32_t LCKR;
535 __IO uint32_t AFR[2];
536} GPIO_TypeDef;
537
542typedef struct
543{
544 __IO uint32_t MEMRMP;
545 __IO uint32_t PMC;
546 __IO uint32_t EXTICR[4];
547 uint32_t RESERVED[2];
548 __IO uint32_t CMPCR;
549} SYSCFG_TypeDef;
550
555typedef struct
556{
557 __IO uint32_t CR1;
558 __IO uint32_t CR2;
559 __IO uint32_t OAR1;
560 __IO uint32_t OAR2;
561 __IO uint32_t DR;
562 __IO uint32_t SR1;
563 __IO uint32_t SR2;
564 __IO uint32_t CCR;
565 __IO uint32_t TRISE;
566} I2C_TypeDef;
567
572typedef struct
573{
574 __IO uint32_t KR;
575 __IO uint32_t PR;
576 __IO uint32_t RLR;
577 __IO uint32_t SR;
578} IWDG_TypeDef;
579
580
585typedef struct
586{
587 __IO uint32_t CR;
588 __IO uint32_t CSR;
589} PWR_TypeDef;
590
595typedef struct
596{
597 __IO uint32_t CR;
598 __IO uint32_t PLLCFGR;
599 __IO uint32_t CFGR;
600 __IO uint32_t CIR;
601 __IO uint32_t AHB1RSTR;
602 __IO uint32_t AHB2RSTR;
603 __IO uint32_t AHB3RSTR;
604 uint32_t RESERVED0;
605 __IO uint32_t APB1RSTR;
606 __IO uint32_t APB2RSTR;
607 uint32_t RESERVED1[2];
608 __IO uint32_t AHB1ENR;
609 __IO uint32_t AHB2ENR;
610 __IO uint32_t AHB3ENR;
611 uint32_t RESERVED2;
612 __IO uint32_t APB1ENR;
613 __IO uint32_t APB2ENR;
614 uint32_t RESERVED3[2];
615 __IO uint32_t AHB1LPENR;
616 __IO uint32_t AHB2LPENR;
617 __IO uint32_t AHB3LPENR;
618 uint32_t RESERVED4;
619 __IO uint32_t APB1LPENR;
620 __IO uint32_t APB2LPENR;
621 uint32_t RESERVED5[2];
622 __IO uint32_t BDCR;
623 __IO uint32_t CSR;
624 uint32_t RESERVED6[2];
625 __IO uint32_t SSCGR;
626 __IO uint32_t PLLI2SCFGR;
627} RCC_TypeDef;
628
633typedef struct
634{
635 __IO uint32_t TR;
636 __IO uint32_t DR;
637 __IO uint32_t CR;
638 __IO uint32_t ISR;
639 __IO uint32_t PRER;
640 __IO uint32_t WUTR;
641 __IO uint32_t CALIBR;
642 __IO uint32_t ALRMAR;
643 __IO uint32_t ALRMBR;
644 __IO uint32_t WPR;
645 __IO uint32_t SSR;
646 __IO uint32_t SHIFTR;
647 __IO uint32_t TSTR;
648 __IO uint32_t TSDR;
649 __IO uint32_t TSSSR;
650 __IO uint32_t CALR;
651 __IO uint32_t TAFCR;
652 __IO uint32_t ALRMASSR;
653 __IO uint32_t ALRMBSSR;
654 uint32_t RESERVED7;
655 __IO uint32_t BKP0R;
656 __IO uint32_t BKP1R;
657 __IO uint32_t BKP2R;
658 __IO uint32_t BKP3R;
659 __IO uint32_t BKP4R;
660 __IO uint32_t BKP5R;
661 __IO uint32_t BKP6R;
662 __IO uint32_t BKP7R;
663 __IO uint32_t BKP8R;
664 __IO uint32_t BKP9R;
665 __IO uint32_t BKP10R;
666 __IO uint32_t BKP11R;
667 __IO uint32_t BKP12R;
668 __IO uint32_t BKP13R;
669 __IO uint32_t BKP14R;
670 __IO uint32_t BKP15R;
671 __IO uint32_t BKP16R;
672 __IO uint32_t BKP17R;
673 __IO uint32_t BKP18R;
674 __IO uint32_t BKP19R;
675} RTC_TypeDef;
676
681typedef struct
682{
683 __IO uint32_t POWER;
684 __IO uint32_t CLKCR;
685 __IO uint32_t ARG;
686 __IO uint32_t CMD;
687 __IO const uint32_t RESPCMD;
688 __IO const uint32_t RESP1;
689 __IO const uint32_t RESP2;
690 __IO const uint32_t RESP3;
691 __IO const uint32_t RESP4;
692 __IO uint32_t DTIMER;
693 __IO uint32_t DLEN;
694 __IO uint32_t DCTRL;
695 __IO const uint32_t DCOUNT;
696 __IO const uint32_t STA;
697 __IO uint32_t ICR;
698 __IO uint32_t MASK;
699 uint32_t RESERVED0[2];
700 __IO const uint32_t FIFOCNT;
701 uint32_t RESERVED1[13];
702 __IO uint32_t FIFO;
703} SDIO_TypeDef;
704
709typedef struct
710{
711 __IO uint32_t CR1;
712 __IO uint32_t CR2;
713 __IO uint32_t SR;
714 __IO uint32_t DR;
715 __IO uint32_t CRCPR;
716 __IO uint32_t RXCRCR;
717 __IO uint32_t TXCRCR;
718 __IO uint32_t I2SCFGR;
719 __IO uint32_t I2SPR;
720} SPI_TypeDef;
721
722
727typedef struct
728{
729 __IO uint32_t CR1;
730 __IO uint32_t CR2;
731 __IO uint32_t SMCR;
732 __IO uint32_t DIER;
733 __IO uint32_t SR;
734 __IO uint32_t EGR;
735 __IO uint32_t CCMR1;
736 __IO uint32_t CCMR2;
737 __IO uint32_t CCER;
738 __IO uint32_t CNT;
739 __IO uint32_t PSC;
740 __IO uint32_t ARR;
741 __IO uint32_t RCR;
742 __IO uint32_t CCR1;
743 __IO uint32_t CCR2;
744 __IO uint32_t CCR3;
745 __IO uint32_t CCR4;
746 __IO uint32_t BDTR;
747 __IO uint32_t DCR;
748 __IO uint32_t DMAR;
749 __IO uint32_t OR;
750} TIM_TypeDef;
751
756typedef struct
757{
758 __IO uint32_t SR;
759 __IO uint32_t DR;
760 __IO uint32_t BRR;
761 __IO uint32_t CR1;
762 __IO uint32_t CR2;
763 __IO uint32_t CR3;
764 __IO uint32_t GTPR;
765} USART_TypeDef;
766
771typedef struct
772{
773 __IO uint32_t CR;
774 __IO uint32_t CFR;
775 __IO uint32_t SR;
776} WWDG_TypeDef;
777
782typedef struct
783{
784 __IO uint32_t CR;
785 __IO uint32_t SR;
786 __IO uint32_t DIN;
787 __IO uint32_t DOUT;
788 __IO uint32_t DMACR;
789 __IO uint32_t IMSCR;
790 __IO uint32_t RISR;
791 __IO uint32_t MISR;
792 __IO uint32_t K0LR;
793 __IO uint32_t K0RR;
794 __IO uint32_t K1LR;
795 __IO uint32_t K1RR;
796 __IO uint32_t K2LR;
797 __IO uint32_t K2RR;
798 __IO uint32_t K3LR;
799 __IO uint32_t K3RR;
800 __IO uint32_t IV0LR;
801 __IO uint32_t IV0RR;
802 __IO uint32_t IV1LR;
803 __IO uint32_t IV1RR;
804 __IO uint32_t CSGCMCCM0R;
805 __IO uint32_t CSGCMCCM1R;
806 __IO uint32_t CSGCMCCM2R;
807 __IO uint32_t CSGCMCCM3R;
808 __IO uint32_t CSGCMCCM4R;
809 __IO uint32_t CSGCMCCM5R;
810 __IO uint32_t CSGCMCCM6R;
811 __IO uint32_t CSGCMCCM7R;
812 __IO uint32_t CSGCM0R;
813 __IO uint32_t CSGCM1R;
814 __IO uint32_t CSGCM2R;
815 __IO uint32_t CSGCM3R;
816 __IO uint32_t CSGCM4R;
817 __IO uint32_t CSGCM5R;
818 __IO uint32_t CSGCM6R;
819 __IO uint32_t CSGCM7R;
820} CRYP_TypeDef;
821
826typedef struct
827{
828 __IO uint32_t CR;
829 __IO uint32_t DIN;
830 __IO uint32_t STR;
831 __IO uint32_t HR[5];
832 __IO uint32_t IMR;
833 __IO uint32_t SR;
834 uint32_t RESERVED[52];
835 __IO uint32_t CSR[54];
836} HASH_TypeDef;
837
842typedef struct
843{
844 __IO uint32_t HR[5];
845} HASH_DIGEST_TypeDef;
846
851typedef struct
852{
853 __IO uint32_t CR;
854 __IO uint32_t SR;
855 __IO uint32_t DR;
856} RNG_TypeDef;
857
861typedef struct
862{
863 __IO uint32_t GOTGCTL;
864 __IO uint32_t GOTGINT;
865 __IO uint32_t GAHBCFG;
866 __IO uint32_t GUSBCFG;
867 __IO uint32_t GRSTCTL;
868 __IO uint32_t GINTSTS;
869 __IO uint32_t GINTMSK;
870 __IO uint32_t GRXSTSR;
871 __IO uint32_t GRXSTSP;
872 __IO uint32_t GRXFSIZ;
873 __IO uint32_t DIEPTXF0_HNPTXFSIZ;
874 __IO uint32_t HNPTXSTS;
875 uint32_t Reserved30[2];
876 __IO uint32_t GCCFG;
877 __IO uint32_t CID;
878 uint32_t Reserved40[48];
879 __IO uint32_t HPTXFSIZ;
880 __IO uint32_t DIEPTXF[0x0F];
881} USB_OTG_GlobalTypeDef;
882
886typedef struct
887{
888 __IO uint32_t DCFG;
889 __IO uint32_t DCTL;
890 __IO uint32_t DSTS;
891 uint32_t Reserved0C;
892 __IO uint32_t DIEPMSK;
893 __IO uint32_t DOEPMSK;
894 __IO uint32_t DAINT;
895 __IO uint32_t DAINTMSK;
896 uint32_t Reserved20;
897 uint32_t Reserved9;
898 __IO uint32_t DVBUSDIS;
899 __IO uint32_t DVBUSPULSE;
900 __IO uint32_t DTHRCTL;
901 __IO uint32_t DIEPEMPMSK;
902 __IO uint32_t DEACHINT;
903 __IO uint32_t DEACHMSK;
904 uint32_t Reserved40;
905 __IO uint32_t DINEP1MSK;
906 uint32_t Reserved44[15];
907 __IO uint32_t DOUTEP1MSK;
908} USB_OTG_DeviceTypeDef;
909
913typedef struct
914{
915 __IO uint32_t DIEPCTL;
916 uint32_t Reserved04;
917 __IO uint32_t DIEPINT;
918 uint32_t Reserved0C;
919 __IO uint32_t DIEPTSIZ;
920 __IO uint32_t DIEPDMA;
921 __IO uint32_t DTXFSTS;
922 uint32_t Reserved18;
923} USB_OTG_INEndpointTypeDef;
924
928typedef struct
929{
930 __IO uint32_t DOEPCTL;
931 uint32_t Reserved04;
932 __IO uint32_t DOEPINT;
933 uint32_t Reserved0C;
934 __IO uint32_t DOEPTSIZ;
935 __IO uint32_t DOEPDMA;
936 uint32_t Reserved18[2];
937} USB_OTG_OUTEndpointTypeDef;
938
942typedef struct
943{
944 __IO uint32_t HCFG;
945 __IO uint32_t HFIR;
946 __IO uint32_t HFNUM;
947 uint32_t Reserved40C;
948 __IO uint32_t HPTXSTS;
949 __IO uint32_t HAINT;
950 __IO uint32_t HAINTMSK;
951} USB_OTG_HostTypeDef;
952
956typedef struct
957{
958 __IO uint32_t HCCHAR;
959 __IO uint32_t HCSPLT;
960 __IO uint32_t HCINT;
961 __IO uint32_t HCINTMSK;
962 __IO uint32_t HCTSIZ;
963 __IO uint32_t HCDMA;
964 uint32_t Reserved[2];
965} USB_OTG_HostChannelTypeDef;
966
974#define FLASH_BASE 0x08000000UL
975#define CCMDATARAM_BASE 0x10000000UL
976#define SRAM1_BASE 0x20000000UL
977#define SRAM2_BASE 0x2001C000UL
978#define PERIPH_BASE 0x40000000UL
979#define BKPSRAM_BASE 0x40024000UL
980#define FSMC_R_BASE 0xA0000000UL
981#define SRAM1_BB_BASE 0x22000000UL
982#define SRAM2_BB_BASE 0x22380000UL
983#define PERIPH_BB_BASE 0x42000000UL
984#define BKPSRAM_BB_BASE 0x42480000UL
985#define FLASH_END 0x080FFFFFUL
986#define FLASH_OTP_BASE 0x1FFF7800UL
987#define FLASH_OTP_END 0x1FFF7A0FUL
988#define CCMDATARAM_END 0x1000FFFFUL
990/* Legacy defines */
991#define SRAM_BASE SRAM1_BASE
992#define SRAM_BB_BASE SRAM1_BB_BASE
993
995#define APB1PERIPH_BASE PERIPH_BASE
996#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
997#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
998#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
999
1001#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
1002#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
1003#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
1004#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
1005#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
1006#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
1007#define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)
1008#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)
1009#define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)
1010#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
1011#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
1012#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
1013#define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL)
1014#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
1015#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
1016#define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL)
1017#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
1018#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
1019#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
1020#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
1021#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
1022#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
1023#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
1024#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
1025#define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
1026#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
1027#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)
1028
1030#define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)
1031#define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)
1032#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)
1033#define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)
1034#define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)
1035#define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)
1036#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)
1037#define ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL)
1038/* Legacy define */
1039#define ADC_BASE ADC123_COMMON_BASE
1040#define SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL)
1041#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
1042#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
1043#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)
1044#define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)
1045#define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)
1046#define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)
1047
1049#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
1050#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
1051#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
1052#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
1053#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)
1054#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)
1055#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)
1056#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
1057#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)
1058#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
1059#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)
1060#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)
1061#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)
1062#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
1063#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
1064#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
1065#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
1066#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
1067#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
1068#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
1069#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
1070#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)
1071#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
1072#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
1073#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
1074#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
1075#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
1076#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
1077#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
1078#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
1079#define ETH_BASE (AHB1PERIPH_BASE + 0x8000UL)
1080#define ETH_MAC_BASE (ETH_BASE)
1081#define ETH_MMC_BASE (ETH_BASE + 0x0100UL)
1082#define ETH_PTP_BASE (ETH_BASE + 0x0700UL)
1083#define ETH_DMA_BASE (ETH_BASE + 0x1000UL)
1084
1086#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)
1087#define CRYP_BASE (AHB2PERIPH_BASE + 0x60000UL)
1088#define HASH_BASE (AHB2PERIPH_BASE + 0x60400UL)
1089#define HASH_DIGEST_BASE (AHB2PERIPH_BASE + 0x60710UL)
1090#define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)
1091
1093#define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000UL)
1094#define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104UL)
1095#define FSMC_Bank2_3_R_BASE (FSMC_R_BASE + 0x0060UL)
1096#define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0UL)
1097
1098
1100#define DBGMCU_BASE 0xE0042000UL
1102#define USB_OTG_HS_PERIPH_BASE 0x40040000UL
1103#define USB_OTG_FS_PERIPH_BASE 0x50000000UL
1104
1105#define USB_OTG_GLOBAL_BASE 0x000UL
1106#define USB_OTG_DEVICE_BASE 0x800UL
1107#define USB_OTG_IN_ENDPOINT_BASE 0x900UL
1108#define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL
1109#define USB_OTG_EP_REG_SIZE 0x20UL
1110#define USB_OTG_HOST_BASE 0x400UL
1111#define USB_OTG_HOST_PORT_BASE 0x440UL
1112#define USB_OTG_HOST_CHANNEL_BASE 0x500UL
1113#define USB_OTG_HOST_CHANNEL_SIZE 0x20UL
1114#define USB_OTG_PCGCCTL_BASE 0xE00UL
1115#define USB_OTG_FIFO_BASE 0x1000UL
1116#define USB_OTG_FIFO_SIZE 0x1000UL
1117
1118#define UID_BASE 0x1FFF7A10UL
1119#define FLASHSIZE_BASE 0x1FFF7A22UL
1120#define PACKAGE_BASE 0x1FFF7BF0UL
1128#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1129#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1130#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1131#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1132#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1133#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1134#define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1135#define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1136#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1137#define RTC ((RTC_TypeDef *) RTC_BASE)
1138#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1139#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1140#define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
1141#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1142#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1143#define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
1144#define USART2 ((USART_TypeDef *) USART2_BASE)
1145#define USART3 ((USART_TypeDef *) USART3_BASE)
1146#define UART4 ((USART_TypeDef *) UART4_BASE)
1147#define UART5 ((USART_TypeDef *) UART5_BASE)
1148#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1149#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1150#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1151#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1152#define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1153#define PWR ((PWR_TypeDef *) PWR_BASE)
1154#define DAC1 ((DAC_TypeDef *) DAC_BASE)
1155#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
1156#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1157#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1158#define USART1 ((USART_TypeDef *) USART1_BASE)
1159#define USART6 ((USART_TypeDef *) USART6_BASE)
1160#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1161#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1162#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
1163#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)
1164/* Legacy define */
1165#define ADC ADC123_COMMON
1166#define SDIO ((SDIO_TypeDef *) SDIO_BASE)
1167#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1168#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1169#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1170#define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1171#define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1172#define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1173#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1174#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1175#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1176#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1177#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1178#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1179#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1180#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1181#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
1182#define CRC ((CRC_TypeDef *) CRC_BASE)
1183#define RCC ((RCC_TypeDef *) RCC_BASE)
1184#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1185#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1186#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1187#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1188#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1189#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1190#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1191#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1192#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1193#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1194#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1195#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1196#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1197#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1198#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1199#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1200#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1201#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1202#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1203#define ETH ((ETH_TypeDef *) ETH_BASE)
1204#define DCMI ((DCMI_TypeDef *) DCMI_BASE)
1205#define CRYP ((CRYP_TypeDef *) CRYP_BASE)
1206#define HASH ((HASH_TypeDef *) HASH_BASE)
1207#define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)
1208#define RNG ((RNG_TypeDef *) RNG_BASE)
1209#define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
1210#define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
1211#define FSMC_Bank2_3 ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE)
1212#define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
1213#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1214#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1215#define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
1216
1228#define LSI_STARTUP_TIME 40U
1237/******************************************************************************/
1238/* Peripheral Registers_Bits_Definition */
1239/******************************************************************************/
1240
1241/******************************************************************************/
1242/* */
1243/* Analog to Digital Converter */
1244/* */
1245/******************************************************************************/
1246/*
1247 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
1248 */
1249#define ADC_MULTIMODE_SUPPORT
1251/******************** Bit definition for ADC_SR register ********************/
1252#define ADC_SR_AWD_Pos (0U)
1253#define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)
1254#define ADC_SR_AWD ADC_SR_AWD_Msk
1255#define ADC_SR_EOC_Pos (1U)
1256#define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)
1257#define ADC_SR_EOC ADC_SR_EOC_Msk
1258#define ADC_SR_JEOC_Pos (2U)
1259#define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)
1260#define ADC_SR_JEOC ADC_SR_JEOC_Msk
1261#define ADC_SR_JSTRT_Pos (3U)
1262#define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)
1263#define ADC_SR_JSTRT ADC_SR_JSTRT_Msk
1264#define ADC_SR_STRT_Pos (4U)
1265#define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)
1266#define ADC_SR_STRT ADC_SR_STRT_Msk
1267#define ADC_SR_OVR_Pos (5U)
1268#define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)
1269#define ADC_SR_OVR ADC_SR_OVR_Msk
1271/******************* Bit definition for ADC_CR1 register ********************/
1272#define ADC_CR1_AWDCH_Pos (0U)
1273#define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)
1274#define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk
1275#define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)
1276#define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)
1277#define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)
1278#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)
1279#define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)
1280#define ADC_CR1_EOCIE_Pos (5U)
1281#define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)
1282#define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk
1283#define ADC_CR1_AWDIE_Pos (6U)
1284#define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)
1285#define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk
1286#define ADC_CR1_JEOCIE_Pos (7U)
1287#define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)
1288#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk
1289#define ADC_CR1_SCAN_Pos (8U)
1290#define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)
1291#define ADC_CR1_SCAN ADC_CR1_SCAN_Msk
1292#define ADC_CR1_AWDSGL_Pos (9U)
1293#define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)
1294#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk
1295#define ADC_CR1_JAUTO_Pos (10U)
1296#define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)
1297#define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk
1298#define ADC_CR1_DISCEN_Pos (11U)
1299#define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)
1300#define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk
1301#define ADC_CR1_JDISCEN_Pos (12U)
1302#define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)
1303#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk
1304#define ADC_CR1_DISCNUM_Pos (13U)
1305#define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)
1306#define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk
1307#define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)
1308#define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)
1309#define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)
1310#define ADC_CR1_JAWDEN_Pos (22U)
1311#define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)
1312#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk
1313#define ADC_CR1_AWDEN_Pos (23U)
1314#define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)
1315#define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk
1316#define ADC_CR1_RES_Pos (24U)
1317#define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)
1318#define ADC_CR1_RES ADC_CR1_RES_Msk
1319#define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)
1320#define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)
1321#define ADC_CR1_OVRIE_Pos (26U)
1322#define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)
1323#define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk
1325/******************* Bit definition for ADC_CR2 register ********************/
1326#define ADC_CR2_ADON_Pos (0U)
1327#define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)
1328#define ADC_CR2_ADON ADC_CR2_ADON_Msk
1329#define ADC_CR2_CONT_Pos (1U)
1330#define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)
1331#define ADC_CR2_CONT ADC_CR2_CONT_Msk
1332#define ADC_CR2_DMA_Pos (8U)
1333#define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)
1334#define ADC_CR2_DMA ADC_CR2_DMA_Msk
1335#define ADC_CR2_DDS_Pos (9U)
1336#define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)
1337#define ADC_CR2_DDS ADC_CR2_DDS_Msk
1338#define ADC_CR2_EOCS_Pos (10U)
1339#define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)
1340#define ADC_CR2_EOCS ADC_CR2_EOCS_Msk
1341#define ADC_CR2_ALIGN_Pos (11U)
1342#define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)
1343#define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk
1344#define ADC_CR2_JEXTSEL_Pos (16U)
1345#define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)
1346#define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk
1347#define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)
1348#define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)
1349#define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)
1350#define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)
1351#define ADC_CR2_JEXTEN_Pos (20U)
1352#define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)
1353#define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk
1354#define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos)
1355#define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos)
1356#define ADC_CR2_JSWSTART_Pos (22U)
1357#define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)
1358#define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk
1359#define ADC_CR2_EXTSEL_Pos (24U)
1360#define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos)
1361#define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk
1362#define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)
1363#define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)
1364#define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)
1365#define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos)
1366#define ADC_CR2_EXTEN_Pos (28U)
1367#define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos)
1368#define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk
1369#define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos)
1370#define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos)
1371#define ADC_CR2_SWSTART_Pos (30U)
1372#define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)
1373#define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk
1375/****************** Bit definition for ADC_SMPR1 register *******************/
1376#define ADC_SMPR1_SMP10_Pos (0U)
1377#define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)
1378#define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk
1379#define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)
1380#define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)
1381#define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)
1382#define ADC_SMPR1_SMP11_Pos (3U)
1383#define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)
1384#define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk
1385#define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)
1386#define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)
1387#define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)
1388#define ADC_SMPR1_SMP12_Pos (6U)
1389#define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)
1390#define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk
1391#define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)
1392#define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)
1393#define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)
1394#define ADC_SMPR1_SMP13_Pos (9U)
1395#define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)
1396#define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk
1397#define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)
1398#define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)
1399#define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)
1400#define ADC_SMPR1_SMP14_Pos (12U)
1401#define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)
1402#define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk
1403#define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)
1404#define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)
1405#define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)
1406#define ADC_SMPR1_SMP15_Pos (15U)
1407#define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)
1408#define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk
1409#define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)
1410#define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)
1411#define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)
1412#define ADC_SMPR1_SMP16_Pos (18U)
1413#define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)
1414#define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk
1415#define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)
1416#define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)
1417#define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)
1418#define ADC_SMPR1_SMP17_Pos (21U)
1419#define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)
1420#define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk
1421#define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)
1422#define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)
1423#define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)
1424#define ADC_SMPR1_SMP18_Pos (24U)
1425#define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos)
1426#define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk
1427#define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos)
1428#define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos)
1429#define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos)
1431/****************** Bit definition for ADC_SMPR2 register *******************/
1432#define ADC_SMPR2_SMP0_Pos (0U)
1433#define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)
1434#define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk
1435#define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)
1436#define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)
1437#define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)
1438#define ADC_SMPR2_SMP1_Pos (3U)
1439#define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)
1440#define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk
1441#define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)
1442#define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)
1443#define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)
1444#define ADC_SMPR2_SMP2_Pos (6U)
1445#define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)
1446#define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk
1447#define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)
1448#define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)
1449#define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)
1450#define ADC_SMPR2_SMP3_Pos (9U)
1451#define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)
1452#define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk
1453#define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)
1454#define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)
1455#define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)
1456#define ADC_SMPR2_SMP4_Pos (12U)
1457#define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)
1458#define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk
1459#define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)
1460#define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)
1461#define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)
1462#define ADC_SMPR2_SMP5_Pos (15U)
1463#define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)
1464#define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk
1465#define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)
1466#define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)
1467#define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)
1468#define ADC_SMPR2_SMP6_Pos (18U)
1469#define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)
1470#define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk
1471#define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)
1472#define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)
1473#define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)
1474#define ADC_SMPR2_SMP7_Pos (21U)
1475#define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)
1476#define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk
1477#define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)
1478#define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)
1479#define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)
1480#define ADC_SMPR2_SMP8_Pos (24U)
1481#define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)
1482#define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk
1483#define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)
1484#define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)
1485#define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)
1486#define ADC_SMPR2_SMP9_Pos (27U)
1487#define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)
1488#define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk
1489#define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)
1490#define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)
1491#define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)
1493/****************** Bit definition for ADC_JOFR1 register *******************/
1494#define ADC_JOFR1_JOFFSET1_Pos (0U)
1495#define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)
1496#define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk
1498/****************** Bit definition for ADC_JOFR2 register *******************/
1499#define ADC_JOFR2_JOFFSET2_Pos (0U)
1500#define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)
1501#define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk
1503/****************** Bit definition for ADC_JOFR3 register *******************/
1504#define ADC_JOFR3_JOFFSET3_Pos (0U)
1505#define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)
1506#define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk
1508/****************** Bit definition for ADC_JOFR4 register *******************/
1509#define ADC_JOFR4_JOFFSET4_Pos (0U)
1510#define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)
1511#define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk
1513/******************* Bit definition for ADC_HTR register ********************/
1514#define ADC_HTR_HT_Pos (0U)
1515#define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)
1516#define ADC_HTR_HT ADC_HTR_HT_Msk
1518/******************* Bit definition for ADC_LTR register ********************/
1519#define ADC_LTR_LT_Pos (0U)
1520#define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)
1521#define ADC_LTR_LT ADC_LTR_LT_Msk
1523/******************* Bit definition for ADC_SQR1 register *******************/
1524#define ADC_SQR1_SQ13_Pos (0U)
1525#define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)
1526#define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk
1527#define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)
1528#define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)
1529#define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)
1530#define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)
1531#define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)
1532#define ADC_SQR1_SQ14_Pos (5U)
1533#define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)
1534#define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk
1535#define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)
1536#define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)
1537#define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)
1538#define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)
1539#define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)
1540#define ADC_SQR1_SQ15_Pos (10U)
1541#define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)
1542#define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk
1543#define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)
1544#define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)
1545#define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)
1546#define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)
1547#define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)
1548#define ADC_SQR1_SQ16_Pos (15U)
1549#define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)
1550#define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk
1551#define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)
1552#define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)
1553#define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)
1554#define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)
1555#define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)
1556#define ADC_SQR1_L_Pos (20U)
1557#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
1558#define ADC_SQR1_L ADC_SQR1_L_Msk
1559#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
1560#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
1561#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
1562#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
1564/******************* Bit definition for ADC_SQR2 register *******************/
1565#define ADC_SQR2_SQ7_Pos (0U)
1566#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
1567#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
1568#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
1569#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
1570#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
1571#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
1572#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
1573#define ADC_SQR2_SQ8_Pos (5U)
1574#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
1575#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
1576#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
1577#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
1578#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
1579#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
1580#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
1581#define ADC_SQR2_SQ9_Pos (10U)
1582#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
1583#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
1584#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
1585#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
1586#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
1587#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
1588#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
1589#define ADC_SQR2_SQ10_Pos (15U)
1590#define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)
1591#define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk
1592#define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)
1593#define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)
1594#define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)
1595#define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)
1596#define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)
1597#define ADC_SQR2_SQ11_Pos (20U)
1598#define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)
1599#define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk
1600#define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)
1601#define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)
1602#define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)
1603#define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)
1604#define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)
1605#define ADC_SQR2_SQ12_Pos (25U)
1606#define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)
1607#define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk
1608#define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)
1609#define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)
1610#define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)
1611#define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)
1612#define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)
1614/******************* Bit definition for ADC_SQR3 register *******************/
1615#define ADC_SQR3_SQ1_Pos (0U)
1616#define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)
1617#define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk
1618#define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)
1619#define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)
1620#define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)
1621#define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)
1622#define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)
1623#define ADC_SQR3_SQ2_Pos (5U)
1624#define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)
1625#define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk
1626#define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)
1627#define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)
1628#define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)
1629#define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)
1630#define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)
1631#define ADC_SQR3_SQ3_Pos (10U)
1632#define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)
1633#define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk
1634#define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)
1635#define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)
1636#define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)
1637#define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)
1638#define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)
1639#define ADC_SQR3_SQ4_Pos (15U)
1640#define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)
1641#define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk
1642#define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)
1643#define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)
1644#define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)
1645#define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)
1646#define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)
1647#define ADC_SQR3_SQ5_Pos (20U)
1648#define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)
1649#define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk
1650#define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)
1651#define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)
1652#define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)
1653#define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)
1654#define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)
1655#define ADC_SQR3_SQ6_Pos (25U)
1656#define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)
1657#define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk
1658#define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)
1659#define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)
1660#define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)
1661#define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)
1662#define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)
1664/******************* Bit definition for ADC_JSQR register *******************/
1665#define ADC_JSQR_JSQ1_Pos (0U)
1666#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
1667#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
1668#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
1669#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
1670#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
1671#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
1672#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
1673#define ADC_JSQR_JSQ2_Pos (5U)
1674#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
1675#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
1676#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
1677#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
1678#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
1679#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
1680#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
1681#define ADC_JSQR_JSQ3_Pos (10U)
1682#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
1683#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
1684#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
1685#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
1686#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
1687#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
1688#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
1689#define ADC_JSQR_JSQ4_Pos (15U)
1690#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
1691#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
1692#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
1693#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
1694#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
1695#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
1696#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
1697#define ADC_JSQR_JL_Pos (20U)
1698#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
1699#define ADC_JSQR_JL ADC_JSQR_JL_Msk
1700#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
1701#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
1703/******************* Bit definition for ADC_JDR1 register *******************/
1704#define ADC_JDR1_JDATA_Pos (0U)
1705#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos)
1706#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk
1708/******************* Bit definition for ADC_JDR2 register *******************/
1709#define ADC_JDR2_JDATA_Pos (0U)
1710#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos)
1711#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk
1713/******************* Bit definition for ADC_JDR3 register *******************/
1714#define ADC_JDR3_JDATA_Pos (0U)
1715#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos)
1716#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk
1718/******************* Bit definition for ADC_JDR4 register *******************/
1719#define ADC_JDR4_JDATA_Pos (0U)
1720#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos)
1721#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk
1723/******************** Bit definition for ADC_DR register ********************/
1724#define ADC_DR_DATA_Pos (0U)
1725#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)
1726#define ADC_DR_DATA ADC_DR_DATA_Msk
1727#define ADC_DR_ADC2DATA_Pos (16U)
1728#define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)
1729#define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk
1731/******************* Bit definition for ADC_CSR register ********************/
1732#define ADC_CSR_AWD1_Pos (0U)
1733#define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos)
1734#define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk
1735#define ADC_CSR_EOC1_Pos (1U)
1736#define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos)
1737#define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk
1738#define ADC_CSR_JEOC1_Pos (2U)
1739#define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos)
1740#define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk
1741#define ADC_CSR_JSTRT1_Pos (3U)
1742#define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos)
1743#define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk
1744#define ADC_CSR_STRT1_Pos (4U)
1745#define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos)
1746#define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk
1747#define ADC_CSR_OVR1_Pos (5U)
1748#define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos)
1749#define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk
1750#define ADC_CSR_AWD2_Pos (8U)
1751#define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos)
1752#define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk
1753#define ADC_CSR_EOC2_Pos (9U)
1754#define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos)
1755#define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk
1756#define ADC_CSR_JEOC2_Pos (10U)
1757#define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos)
1758#define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk
1759#define ADC_CSR_JSTRT2_Pos (11U)
1760#define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos)
1761#define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk
1762#define ADC_CSR_STRT2_Pos (12U)
1763#define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos)
1764#define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk
1765#define ADC_CSR_OVR2_Pos (13U)
1766#define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos)
1767#define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk
1768#define ADC_CSR_AWD3_Pos (16U)
1769#define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos)
1770#define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk
1771#define ADC_CSR_EOC3_Pos (17U)
1772#define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos)
1773#define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk
1774#define ADC_CSR_JEOC3_Pos (18U)
1775#define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos)
1776#define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk
1777#define ADC_CSR_JSTRT3_Pos (19U)
1778#define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos)
1779#define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk
1780#define ADC_CSR_STRT3_Pos (20U)
1781#define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos)
1782#define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk
1783#define ADC_CSR_OVR3_Pos (21U)
1784#define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos)
1785#define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk
1787/* Legacy defines */
1788#define ADC_CSR_DOVR1 ADC_CSR_OVR1
1789#define ADC_CSR_DOVR2 ADC_CSR_OVR2
1790#define ADC_CSR_DOVR3 ADC_CSR_OVR3
1791
1792/******************* Bit definition for ADC_CCR register ********************/
1793#define ADC_CCR_MULTI_Pos (0U)
1794#define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos)
1795#define ADC_CCR_MULTI ADC_CCR_MULTI_Msk
1796#define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos)
1797#define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos)
1798#define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos)
1799#define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos)
1800#define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos)
1801#define ADC_CCR_DELAY_Pos (8U)
1802#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)
1803#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk
1804#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)
1805#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)
1806#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)
1807#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)
1808#define ADC_CCR_DDS_Pos (13U)
1809#define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos)
1810#define ADC_CCR_DDS ADC_CCR_DDS_Msk
1811#define ADC_CCR_DMA_Pos (14U)
1812#define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos)
1813#define ADC_CCR_DMA ADC_CCR_DMA_Msk
1814#define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos)
1815#define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos)
1816#define ADC_CCR_ADCPRE_Pos (16U)
1817#define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos)
1818#define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk
1819#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)
1820#define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos)
1821#define ADC_CCR_VBATE_Pos (22U)
1822#define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos)
1823#define ADC_CCR_VBATE ADC_CCR_VBATE_Msk
1824#define ADC_CCR_TSVREFE_Pos (23U)
1825#define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos)
1826#define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk
1828/******************* Bit definition for ADC_CDR register ********************/
1829#define ADC_CDR_DATA1_Pos (0U)
1830#define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos)
1831#define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk
1832#define ADC_CDR_DATA2_Pos (16U)
1833#define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos)
1834#define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk
1836/* Legacy defines */
1837#define ADC_CDR_RDATA_MST ADC_CDR_DATA1
1838#define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
1839
1840/******************************************************************************/
1841/* */
1842/* Controller Area Network */
1843/* */
1844/******************************************************************************/
1846/******************* Bit definition for CAN_MCR register ********************/
1847#define CAN_MCR_INRQ_Pos (0U)
1848#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)
1849#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk
1850#define CAN_MCR_SLEEP_Pos (1U)
1851#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)
1852#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk
1853#define CAN_MCR_TXFP_Pos (2U)
1854#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)
1855#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk
1856#define CAN_MCR_RFLM_Pos (3U)
1857#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)
1858#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk
1859#define CAN_MCR_NART_Pos (4U)
1860#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)
1861#define CAN_MCR_NART CAN_MCR_NART_Msk
1862#define CAN_MCR_AWUM_Pos (5U)
1863#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)
1864#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk
1865#define CAN_MCR_ABOM_Pos (6U)
1866#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)
1867#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk
1868#define CAN_MCR_TTCM_Pos (7U)
1869#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)
1870#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk
1871#define CAN_MCR_RESET_Pos (15U)
1872#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)
1873#define CAN_MCR_RESET CAN_MCR_RESET_Msk
1874#define CAN_MCR_DBF_Pos (16U)
1875#define CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos)
1876#define CAN_MCR_DBF CAN_MCR_DBF_Msk
1877/******************* Bit definition for CAN_MSR register ********************/
1878#define CAN_MSR_INAK_Pos (0U)
1879#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)
1880#define CAN_MSR_INAK CAN_MSR_INAK_Msk
1881#define CAN_MSR_SLAK_Pos (1U)
1882#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)
1883#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk
1884#define CAN_MSR_ERRI_Pos (2U)
1885#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)
1886#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk
1887#define CAN_MSR_WKUI_Pos (3U)
1888#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)
1889#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk
1890#define CAN_MSR_SLAKI_Pos (4U)
1891#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)
1892#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk
1893#define CAN_MSR_TXM_Pos (8U)
1894#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)
1895#define CAN_MSR_TXM CAN_MSR_TXM_Msk
1896#define CAN_MSR_RXM_Pos (9U)
1897#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)
1898#define CAN_MSR_RXM CAN_MSR_RXM_Msk
1899#define CAN_MSR_SAMP_Pos (10U)
1900#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)
1901#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk
1902#define CAN_MSR_RX_Pos (11U)
1903#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)
1904#define CAN_MSR_RX CAN_MSR_RX_Msk
1906/******************* Bit definition for CAN_TSR register ********************/
1907#define CAN_TSR_RQCP0_Pos (0U)
1908#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)
1909#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk
1910#define CAN_TSR_TXOK0_Pos (1U)
1911#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)
1912#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk
1913#define CAN_TSR_ALST0_Pos (2U)
1914#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)
1915#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk
1916#define CAN_TSR_TERR0_Pos (3U)
1917#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)
1918#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk
1919#define CAN_TSR_ABRQ0_Pos (7U)
1920#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)
1921#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk
1922#define CAN_TSR_RQCP1_Pos (8U)
1923#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)
1924#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk
1925#define CAN_TSR_TXOK1_Pos (9U)
1926#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)
1927#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk
1928#define CAN_TSR_ALST1_Pos (10U)
1929#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)
1930#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk
1931#define CAN_TSR_TERR1_Pos (11U)
1932#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)
1933#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk
1934#define CAN_TSR_ABRQ1_Pos (15U)
1935#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)
1936#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk
1937#define CAN_TSR_RQCP2_Pos (16U)
1938#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)
1939#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk
1940#define CAN_TSR_TXOK2_Pos (17U)
1941#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)
1942#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk
1943#define CAN_TSR_ALST2_Pos (18U)
1944#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)
1945#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk
1946#define CAN_TSR_TERR2_Pos (19U)
1947#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)
1948#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk
1949#define CAN_TSR_ABRQ2_Pos (23U)
1950#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)
1951#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk
1952#define CAN_TSR_CODE_Pos (24U)
1953#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)
1954#define CAN_TSR_CODE CAN_TSR_CODE_Msk
1956#define CAN_TSR_TME_Pos (26U)
1957#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)
1958#define CAN_TSR_TME CAN_TSR_TME_Msk
1959#define CAN_TSR_TME0_Pos (26U)
1960#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)
1961#define CAN_TSR_TME0 CAN_TSR_TME0_Msk
1962#define CAN_TSR_TME1_Pos (27U)
1963#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)
1964#define CAN_TSR_TME1 CAN_TSR_TME1_Msk
1965#define CAN_TSR_TME2_Pos (28U)
1966#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)
1967#define CAN_TSR_TME2 CAN_TSR_TME2_Msk
1969#define CAN_TSR_LOW_Pos (29U)
1970#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)
1971#define CAN_TSR_LOW CAN_TSR_LOW_Msk
1972#define CAN_TSR_LOW0_Pos (29U)
1973#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)
1974#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk
1975#define CAN_TSR_LOW1_Pos (30U)
1976#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)
1977#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk
1978#define CAN_TSR_LOW2_Pos (31U)
1979#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)
1980#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk
1982/******************* Bit definition for CAN_RF0R register *******************/
1983#define CAN_RF0R_FMP0_Pos (0U)
1984#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)
1985#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk
1986#define CAN_RF0R_FULL0_Pos (3U)
1987#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)
1988#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk
1989#define CAN_RF0R_FOVR0_Pos (4U)
1990#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)
1991#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk
1992#define CAN_RF0R_RFOM0_Pos (5U)
1993#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)
1994#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk
1996/******************* Bit definition for CAN_RF1R register *******************/
1997#define CAN_RF1R_FMP1_Pos (0U)
1998#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)
1999#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk
2000#define CAN_RF1R_FULL1_Pos (3U)
2001#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)
2002#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk
2003#define CAN_RF1R_FOVR1_Pos (4U)
2004#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)
2005#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk
2006#define CAN_RF1R_RFOM1_Pos (5U)
2007#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)
2008#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk
2010/******************** Bit definition for CAN_IER register *******************/
2011#define CAN_IER_TMEIE_Pos (0U)
2012#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)
2013#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk
2014#define CAN_IER_FMPIE0_Pos (1U)
2015#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)
2016#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk
2017#define CAN_IER_FFIE0_Pos (2U)
2018#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)
2019#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk
2020#define CAN_IER_FOVIE0_Pos (3U)
2021#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)
2022#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk
2023#define CAN_IER_FMPIE1_Pos (4U)
2024#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)
2025#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk
2026#define CAN_IER_FFIE1_Pos (5U)
2027#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)
2028#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk
2029#define CAN_IER_FOVIE1_Pos (6U)
2030#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)
2031#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk
2032#define CAN_IER_EWGIE_Pos (8U)
2033#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)
2034#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk
2035#define CAN_IER_EPVIE_Pos (9U)
2036#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)
2037#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk
2038#define CAN_IER_BOFIE_Pos (10U)
2039#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)
2040#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk
2041#define CAN_IER_LECIE_Pos (11U)
2042#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)
2043#define CAN_IER_LECIE CAN_IER_LECIE_Msk
2044#define CAN_IER_ERRIE_Pos (15U)
2045#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)
2046#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk
2047#define CAN_IER_WKUIE_Pos (16U)
2048#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)
2049#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk
2050#define CAN_IER_SLKIE_Pos (17U)
2051#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)
2052#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk
2053#define CAN_IER_EWGIE_Pos (8U)
2054
2055/******************** Bit definition for CAN_ESR register *******************/
2056#define CAN_ESR_EWGF_Pos (0U)
2057#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)
2058#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk
2059#define CAN_ESR_EPVF_Pos (1U)
2060#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)
2061#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk
2062#define CAN_ESR_BOFF_Pos (2U)
2063#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)
2064#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk
2066#define CAN_ESR_LEC_Pos (4U)
2067#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)
2068#define CAN_ESR_LEC CAN_ESR_LEC_Msk
2069#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)
2070#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)
2071#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)
2073#define CAN_ESR_TEC_Pos (16U)
2074#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)
2075#define CAN_ESR_TEC CAN_ESR_TEC_Msk
2076#define CAN_ESR_REC_Pos (24U)
2077#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)
2078#define CAN_ESR_REC CAN_ESR_REC_Msk
2080/******************* Bit definition for CAN_BTR register ********************/
2081#define CAN_BTR_BRP_Pos (0U)
2082#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)
2083#define CAN_BTR_BRP CAN_BTR_BRP_Msk
2084#define CAN_BTR_TS1_Pos (16U)
2085#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)
2086#define CAN_BTR_TS1 CAN_BTR_TS1_Msk
2087#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)
2088#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)
2089#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)
2090#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)
2091#define CAN_BTR_TS2_Pos (20U)
2092#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)
2093#define CAN_BTR_TS2 CAN_BTR_TS2_Msk
2094#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)
2095#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)
2096#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)
2097#define CAN_BTR_SJW_Pos (24U)
2098#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)
2099#define CAN_BTR_SJW CAN_BTR_SJW_Msk
2100#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)
2101#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)
2102#define CAN_BTR_LBKM_Pos (30U)
2103#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)
2104#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk
2105#define CAN_BTR_SILM_Pos (31U)
2106#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)
2107#define CAN_BTR_SILM CAN_BTR_SILM_Msk
2111/****************** Bit definition for CAN_TI0R register ********************/
2112#define CAN_TI0R_TXRQ_Pos (0U)
2113#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)
2114#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk
2115#define CAN_TI0R_RTR_Pos (1U)
2116#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)
2117#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk
2118#define CAN_TI0R_IDE_Pos (2U)
2119#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)
2120#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk
2121#define CAN_TI0R_EXID_Pos (3U)
2122#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)
2123#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk
2124#define CAN_TI0R_STID_Pos (21U)
2125#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)
2126#define CAN_TI0R_STID CAN_TI0R_STID_Msk
2128/****************** Bit definition for CAN_TDT0R register *******************/
2129#define CAN_TDT0R_DLC_Pos (0U)
2130#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)
2131#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk
2132#define CAN_TDT0R_TGT_Pos (8U)
2133#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)
2134#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk
2135#define CAN_TDT0R_TIME_Pos (16U)
2136#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)
2137#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk
2139/****************** Bit definition for CAN_TDL0R register *******************/
2140#define CAN_TDL0R_DATA0_Pos (0U)
2141#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)
2142#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk
2143#define CAN_TDL0R_DATA1_Pos (8U)
2144#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)
2145#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk
2146#define CAN_TDL0R_DATA2_Pos (16U)
2147#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)
2148#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk
2149#define CAN_TDL0R_DATA3_Pos (24U)
2150#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)
2151#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk
2153/****************** Bit definition for CAN_TDH0R register *******************/
2154#define CAN_TDH0R_DATA4_Pos (0U)
2155#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)
2156#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk
2157#define CAN_TDH0R_DATA5_Pos (8U)
2158#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)
2159#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk
2160#define CAN_TDH0R_DATA6_Pos (16U)
2161#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)
2162#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk
2163#define CAN_TDH0R_DATA7_Pos (24U)
2164#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)
2165#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk
2167/******************* Bit definition for CAN_TI1R register *******************/
2168#define CAN_TI1R_TXRQ_Pos (0U)
2169#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)
2170#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk
2171#define CAN_TI1R_RTR_Pos (1U)
2172#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)
2173#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk
2174#define CAN_TI1R_IDE_Pos (2U)
2175#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)
2176#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk
2177#define CAN_TI1R_EXID_Pos (3U)
2178#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)
2179#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk
2180#define CAN_TI1R_STID_Pos (21U)
2181#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)
2182#define CAN_TI1R_STID CAN_TI1R_STID_Msk
2184/******************* Bit definition for CAN_TDT1R register ******************/
2185#define CAN_TDT1R_DLC_Pos (0U)
2186#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)
2187#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk
2188#define CAN_TDT1R_TGT_Pos (8U)
2189#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)
2190#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk
2191#define CAN_TDT1R_TIME_Pos (16U)
2192#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)
2193#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk
2195/******************* Bit definition for CAN_TDL1R register ******************/
2196#define CAN_TDL1R_DATA0_Pos (0U)
2197#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)
2198#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk
2199#define CAN_TDL1R_DATA1_Pos (8U)
2200#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)
2201#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk
2202#define CAN_TDL1R_DATA2_Pos (16U)
2203#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)
2204#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk
2205#define CAN_TDL1R_DATA3_Pos (24U)
2206#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)
2207#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk
2209/******************* Bit definition for CAN_TDH1R register ******************/
2210#define CAN_TDH1R_DATA4_Pos (0U)
2211#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)
2212#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk
2213#define CAN_TDH1R_DATA5_Pos (8U)
2214#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)
2215#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk
2216#define CAN_TDH1R_DATA6_Pos (16U)
2217#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)
2218#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk
2219#define CAN_TDH1R_DATA7_Pos (24U)
2220#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)
2221#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk
2223/******************* Bit definition for CAN_TI2R register *******************/
2224#define CAN_TI2R_TXRQ_Pos (0U)
2225#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)
2226#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk
2227#define CAN_TI2R_RTR_Pos (1U)
2228#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)
2229#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk
2230#define CAN_TI2R_IDE_Pos (2U)
2231#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)
2232#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk
2233#define CAN_TI2R_EXID_Pos (3U)
2234#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)
2235#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk
2236#define CAN_TI2R_STID_Pos (21U)
2237#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)
2238#define CAN_TI2R_STID CAN_TI2R_STID_Msk
2240/******************* Bit definition for CAN_TDT2R register ******************/
2241#define CAN_TDT2R_DLC_Pos (0U)
2242#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)
2243#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk
2244#define CAN_TDT2R_TGT_Pos (8U)
2245#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)
2246#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk
2247#define CAN_TDT2R_TIME_Pos (16U)
2248#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)
2249#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk
2251/******************* Bit definition for CAN_TDL2R register ******************/
2252#define CAN_TDL2R_DATA0_Pos (0U)
2253#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)
2254#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk
2255#define CAN_TDL2R_DATA1_Pos (8U)
2256#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)
2257#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk
2258#define CAN_TDL2R_DATA2_Pos (16U)
2259#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)
2260#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk
2261#define CAN_TDL2R_DATA3_Pos (24U)
2262#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)
2263#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk
2265/******************* Bit definition for CAN_TDH2R register ******************/
2266#define CAN_TDH2R_DATA4_Pos (0U)
2267#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)
2268#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk
2269#define CAN_TDH2R_DATA5_Pos (8U)
2270#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)
2271#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk
2272#define CAN_TDH2R_DATA6_Pos (16U)
2273#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)
2274#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk
2275#define CAN_TDH2R_DATA7_Pos (24U)
2276#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)
2277#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk
2279/******************* Bit definition for CAN_RI0R register *******************/
2280#define CAN_RI0R_RTR_Pos (1U)
2281#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)
2282#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk
2283#define CAN_RI0R_IDE_Pos (2U)
2284#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)
2285#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk
2286#define CAN_RI0R_EXID_Pos (3U)
2287#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)
2288#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk
2289#define CAN_RI0R_STID_Pos (21U)
2290#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)
2291#define CAN_RI0R_STID CAN_RI0R_STID_Msk
2293/******************* Bit definition for CAN_RDT0R register ******************/
2294#define CAN_RDT0R_DLC_Pos (0U)
2295#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)
2296#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk
2297#define CAN_RDT0R_FMI_Pos (8U)
2298#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)
2299#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk
2300#define CAN_RDT0R_TIME_Pos (16U)
2301#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)
2302#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk
2304/******************* Bit definition for CAN_RDL0R register ******************/
2305#define CAN_RDL0R_DATA0_Pos (0U)
2306#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)
2307#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk
2308#define CAN_RDL0R_DATA1_Pos (8U)
2309#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)
2310#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk
2311#define CAN_RDL0R_DATA2_Pos (16U)
2312#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)
2313#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk
2314#define CAN_RDL0R_DATA3_Pos (24U)
2315#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)
2316#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk
2318/******************* Bit definition for CAN_RDH0R register ******************/
2319#define CAN_RDH0R_DATA4_Pos (0U)
2320#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)
2321#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk
2322#define CAN_RDH0R_DATA5_Pos (8U)
2323#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)
2324#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk
2325#define CAN_RDH0R_DATA6_Pos (16U)
2326#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)
2327#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk
2328#define CAN_RDH0R_DATA7_Pos (24U)
2329#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)
2330#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk
2332/******************* Bit definition for CAN_RI1R register *******************/
2333#define CAN_RI1R_RTR_Pos (1U)
2334#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)
2335#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk
2336#define CAN_RI1R_IDE_Pos (2U)
2337#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)
2338#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk
2339#define CAN_RI1R_EXID_Pos (3U)
2340#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)
2341#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk
2342#define CAN_RI1R_STID_Pos (21U)
2343#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)
2344#define CAN_RI1R_STID CAN_RI1R_STID_Msk
2346/******************* Bit definition for CAN_RDT1R register ******************/
2347#define CAN_RDT1R_DLC_Pos (0U)
2348#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)
2349#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk
2350#define CAN_RDT1R_FMI_Pos (8U)
2351#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)
2352#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk
2353#define CAN_RDT1R_TIME_Pos (16U)
2354#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)
2355#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk
2357/******************* Bit definition for CAN_RDL1R register ******************/
2358#define CAN_RDL1R_DATA0_Pos (0U)
2359#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)
2360#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk
2361#define CAN_RDL1R_DATA1_Pos (8U)
2362#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)
2363#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk
2364#define CAN_RDL1R_DATA2_Pos (16U)
2365#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)
2366#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk
2367#define CAN_RDL1R_DATA3_Pos (24U)
2368#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)
2369#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk
2371/******************* Bit definition for CAN_RDH1R register ******************/
2372#define CAN_RDH1R_DATA4_Pos (0U)
2373#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)
2374#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk
2375#define CAN_RDH1R_DATA5_Pos (8U)
2376#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)
2377#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk
2378#define CAN_RDH1R_DATA6_Pos (16U)
2379#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)
2380#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk
2381#define CAN_RDH1R_DATA7_Pos (24U)
2382#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)
2383#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk
2386/******************* Bit definition for CAN_FMR register ********************/
2387#define CAN_FMR_FINIT_Pos (0U)
2388#define CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos)
2389#define CAN_FMR_FINIT CAN_FMR_FINIT_Msk
2390#define CAN_FMR_CAN2SB_Pos (8U)
2391#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)
2392#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk
2394/******************* Bit definition for CAN_FM1R register *******************/
2395#define CAN_FM1R_FBM_Pos (0U)
2396#define CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos)
2397#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk
2398#define CAN_FM1R_FBM0_Pos (0U)
2399#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)
2400#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk
2401#define CAN_FM1R_FBM1_Pos (1U)
2402#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)
2403#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk
2404#define CAN_FM1R_FBM2_Pos (2U)
2405#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)
2406#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk
2407#define CAN_FM1R_FBM3_Pos (3U)
2408#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)
2409#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk
2410#define CAN_FM1R_FBM4_Pos (4U)
2411#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)
2412#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk
2413#define CAN_FM1R_FBM5_Pos (5U)
2414#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)
2415#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk
2416#define CAN_FM1R_FBM6_Pos (6U)
2417#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)
2418#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk
2419#define CAN_FM1R_FBM7_Pos (7U)
2420#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)
2421#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk
2422#define CAN_FM1R_FBM8_Pos (8U)
2423#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)
2424#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk
2425#define CAN_FM1R_FBM9_Pos (9U)
2426#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)
2427#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk
2428#define CAN_FM1R_FBM10_Pos (10U)
2429#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)
2430#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk
2431#define CAN_FM1R_FBM11_Pos (11U)
2432#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)
2433#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk
2434#define CAN_FM1R_FBM12_Pos (12U)
2435#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)
2436#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk
2437#define CAN_FM1R_FBM13_Pos (13U)
2438#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)
2439#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk
2440#define CAN_FM1R_FBM14_Pos (14U)
2441#define CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos)
2442#define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk
2443#define CAN_FM1R_FBM15_Pos (15U)
2444#define CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos)
2445#define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk
2446#define CAN_FM1R_FBM16_Pos (16U)
2447#define CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos)
2448#define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk
2449#define CAN_FM1R_FBM17_Pos (17U)
2450#define CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos)
2451#define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk
2452#define CAN_FM1R_FBM18_Pos (18U)
2453#define CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos)
2454#define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk
2455#define CAN_FM1R_FBM19_Pos (19U)
2456#define CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos)
2457#define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk
2458#define CAN_FM1R_FBM20_Pos (20U)
2459#define CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos)
2460#define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk
2461#define CAN_FM1R_FBM21_Pos (21U)
2462#define CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos)
2463#define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk
2464#define CAN_FM1R_FBM22_Pos (22U)
2465#define CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos)
2466#define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk
2467#define CAN_FM1R_FBM23_Pos (23U)
2468#define CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos)
2469#define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk
2470#define CAN_FM1R_FBM24_Pos (24U)
2471#define CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos)
2472#define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk
2473#define CAN_FM1R_FBM25_Pos (25U)
2474#define CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos)
2475#define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk
2476#define CAN_FM1R_FBM26_Pos (26U)
2477#define CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos)
2478#define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk
2479#define CAN_FM1R_FBM27_Pos (27U)
2480#define CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos)
2481#define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk
2483/******************* Bit definition for CAN_FS1R register *******************/
2484#define CAN_FS1R_FSC_Pos (0U)
2485#define CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos)
2486#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk
2487#define CAN_FS1R_FSC0_Pos (0U)
2488#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)
2489#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk
2490#define CAN_FS1R_FSC1_Pos (1U)
2491#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)
2492#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk
2493#define CAN_FS1R_FSC2_Pos (2U)
2494#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)
2495#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk
2496#define CAN_FS1R_FSC3_Pos (3U)
2497#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)
2498#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk
2499#define CAN_FS1R_FSC4_Pos (4U)
2500#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)
2501#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk
2502#define CAN_FS1R_FSC5_Pos (5U)
2503#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)
2504#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk
2505#define CAN_FS1R_FSC6_Pos (6U)
2506#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)
2507#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk
2508#define CAN_FS1R_FSC7_Pos (7U)
2509#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)
2510#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk
2511#define CAN_FS1R_FSC8_Pos (8U)
2512#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)
2513#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk
2514#define CAN_FS1R_FSC9_Pos (9U)
2515#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)
2516#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk
2517#define CAN_FS1R_FSC10_Pos (10U)
2518#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)
2519#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk
2520#define CAN_FS1R_FSC11_Pos (11U)
2521#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)
2522#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk
2523#define CAN_FS1R_FSC12_Pos (12U)
2524#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)
2525#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk
2526#define CAN_FS1R_FSC13_Pos (13U)
2527#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)
2528#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk
2529#define CAN_FS1R_FSC14_Pos (14U)
2530#define CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos)
2531#define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk
2532#define CAN_FS1R_FSC15_Pos (15U)
2533#define CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos)
2534#define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk
2535#define CAN_FS1R_FSC16_Pos (16U)
2536#define CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos)
2537#define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk
2538#define CAN_FS1R_FSC17_Pos (17U)
2539#define CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos)
2540#define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk
2541#define CAN_FS1R_FSC18_Pos (18U)
2542#define CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos)
2543#define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk
2544#define CAN_FS1R_FSC19_Pos (19U)
2545#define CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos)
2546#define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk
2547#define CAN_FS1R_FSC20_Pos (20U)
2548#define CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos)
2549#define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk
2550#define CAN_FS1R_FSC21_Pos (21U)
2551#define CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos)
2552#define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk
2553#define CAN_FS1R_FSC22_Pos (22U)
2554#define CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos)
2555#define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk
2556#define CAN_FS1R_FSC23_Pos (23U)
2557#define CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos)
2558#define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk
2559#define CAN_FS1R_FSC24_Pos (24U)
2560#define CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos)
2561#define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk
2562#define CAN_FS1R_FSC25_Pos (25U)
2563#define CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos)
2564#define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk
2565#define CAN_FS1R_FSC26_Pos (26U)
2566#define CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos)
2567#define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk
2568#define CAN_FS1R_FSC27_Pos (27U)
2569#define CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos)
2570#define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk
2572/****************** Bit definition for CAN_FFA1R register *******************/
2573#define CAN_FFA1R_FFA_Pos (0U)
2574#define CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos)
2575#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk
2576#define CAN_FFA1R_FFA0_Pos (0U)
2577#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)
2578#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk
2579#define CAN_FFA1R_FFA1_Pos (1U)
2580#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)
2581#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk
2582#define CAN_FFA1R_FFA2_Pos (2U)
2583#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)
2584#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk
2585#define CAN_FFA1R_FFA3_Pos (3U)
2586#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)
2587#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk
2588#define CAN_FFA1R_FFA4_Pos (4U)
2589#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)
2590#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk
2591#define CAN_FFA1R_FFA5_Pos (5U)
2592#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)
2593#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk
2594#define CAN_FFA1R_FFA6_Pos (6U)
2595#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)
2596#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk
2597#define CAN_FFA1R_FFA7_Pos (7U)
2598#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)
2599#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk
2600#define CAN_FFA1R_FFA8_Pos (8U)
2601#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)
2602#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk
2603#define CAN_FFA1R_FFA9_Pos (9U)
2604#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)
2605#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk
2606#define CAN_FFA1R_FFA10_Pos (10U)
2607#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)
2608#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk
2609#define CAN_FFA1R_FFA11_Pos (11U)
2610#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)
2611#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk
2612#define CAN_FFA1R_FFA12_Pos (12U)
2613#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)
2614#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk
2615#define CAN_FFA1R_FFA13_Pos (13U)
2616#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)
2617#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk
2618#define CAN_FFA1R_FFA14_Pos (14U)
2619#define CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos)
2620#define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk
2621#define CAN_FFA1R_FFA15_Pos (15U)
2622#define CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos)
2623#define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk
2624#define CAN_FFA1R_FFA16_Pos (16U)
2625#define CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos)
2626#define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk
2627#define CAN_FFA1R_FFA17_Pos (17U)
2628#define CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos)
2629#define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk
2630#define CAN_FFA1R_FFA18_Pos (18U)
2631#define CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos)
2632#define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk
2633#define CAN_FFA1R_FFA19_Pos (19U)
2634#define CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos)
2635#define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk
2636#define CAN_FFA1R_FFA20_Pos (20U)
2637#define CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos)
2638#define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk
2639#define CAN_FFA1R_FFA21_Pos (21U)
2640#define CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos)
2641#define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk
2642#define CAN_FFA1R_FFA22_Pos (22U)
2643#define CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos)
2644#define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk
2645#define CAN_FFA1R_FFA23_Pos (23U)
2646#define CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos)
2647#define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk
2648#define CAN_FFA1R_FFA24_Pos (24U)
2649#define CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos)
2650#define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk
2651#define CAN_FFA1R_FFA25_Pos (25U)
2652#define CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos)
2653#define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk
2654#define CAN_FFA1R_FFA26_Pos (26U)
2655#define CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos)
2656#define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk
2657#define CAN_FFA1R_FFA27_Pos (27U)
2658#define CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos)
2659#define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk
2661/******************* Bit definition for CAN_FA1R register *******************/
2662#define CAN_FA1R_FACT_Pos (0U)
2663#define CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos)
2664#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk
2665#define CAN_FA1R_FACT0_Pos (0U)
2666#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)
2667#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk
2668#define CAN_FA1R_FACT1_Pos (1U)
2669#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)
2670#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk
2671#define CAN_FA1R_FACT2_Pos (2U)
2672#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)
2673#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk
2674#define CAN_FA1R_FACT3_Pos (3U)
2675#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)
2676#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk
2677#define CAN_FA1R_FACT4_Pos (4U)
2678#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)
2679#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk
2680#define CAN_FA1R_FACT5_Pos (5U)
2681#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)
2682#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk
2683#define CAN_FA1R_FACT6_Pos (6U)
2684#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)
2685#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk
2686#define CAN_FA1R_FACT7_Pos (7U)
2687#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)
2688#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk
2689#define CAN_FA1R_FACT8_Pos (8U)
2690#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)
2691#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk
2692#define CAN_FA1R_FACT9_Pos (9U)
2693#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)
2694#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk
2695#define CAN_FA1R_FACT10_Pos (10U)
2696#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)
2697#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk
2698#define CAN_FA1R_FACT11_Pos (11U)
2699#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)
2700#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk
2701#define CAN_FA1R_FACT12_Pos (12U)
2702#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)
2703#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk
2704#define CAN_FA1R_FACT13_Pos (13U)
2705#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)
2706#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk
2707#define CAN_FA1R_FACT14_Pos (14U)
2708#define CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos)
2709#define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk
2710#define CAN_FA1R_FACT15_Pos (15U)
2711#define CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos)
2712#define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk
2713#define CAN_FA1R_FACT16_Pos (16U)
2714#define CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos)
2715#define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk
2716#define CAN_FA1R_FACT17_Pos (17U)
2717#define CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos)
2718#define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk
2719#define CAN_FA1R_FACT18_Pos (18U)
2720#define CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos)
2721#define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk
2722#define CAN_FA1R_FACT19_Pos (19U)
2723#define CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos)
2724#define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk
2725#define CAN_FA1R_FACT20_Pos (20U)
2726#define CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos)
2727#define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk
2728#define CAN_FA1R_FACT21_Pos (21U)
2729#define CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos)
2730#define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk
2731#define CAN_FA1R_FACT22_Pos (22U)
2732#define CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos)
2733#define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk
2734#define CAN_FA1R_FACT23_Pos (23U)
2735#define CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos)
2736#define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk
2737#define CAN_FA1R_FACT24_Pos (24U)
2738#define CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos)
2739#define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk
2740#define CAN_FA1R_FACT25_Pos (25U)
2741#define CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos)
2742#define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk
2743#define CAN_FA1R_FACT26_Pos (26U)
2744#define CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos)
2745#define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk
2746#define CAN_FA1R_FACT27_Pos (27U)
2747#define CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos)
2748#define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk
2751/******************* Bit definition for CAN_F0R1 register *******************/
2752#define CAN_F0R1_FB0_Pos (0U)
2753#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)
2754#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk
2755#define CAN_F0R1_FB1_Pos (1U)
2756#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)
2757#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk
2758#define CAN_F0R1_FB2_Pos (2U)
2759#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)
2760#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk
2761#define CAN_F0R1_FB3_Pos (3U)
2762#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)
2763#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk
2764#define CAN_F0R1_FB4_Pos (4U)
2765#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)
2766#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk
2767#define CAN_F0R1_FB5_Pos (5U)
2768#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)
2769#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk
2770#define CAN_F0R1_FB6_Pos (6U)
2771#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)
2772#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk
2773#define CAN_F0R1_FB7_Pos (7U)
2774#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)
2775#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk
2776#define CAN_F0R1_FB8_Pos (8U)
2777#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)
2778#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk
2779#define CAN_F0R1_FB9_Pos (9U)
2780#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)
2781#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk
2782#define CAN_F0R1_FB10_Pos (10U)
2783#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)
2784#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk
2785#define CAN_F0R1_FB11_Pos (11U)
2786#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)
2787#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk
2788#define CAN_F0R1_FB12_Pos (12U)
2789#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)
2790#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk
2791#define CAN_F0R1_FB13_Pos (13U)
2792#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)
2793#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk
2794#define CAN_F0R1_FB14_Pos (14U)
2795#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)
2796#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk
2797#define CAN_F0R1_FB15_Pos (15U)
2798#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)
2799#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk
2800#define CAN_F0R1_FB16_Pos (16U)
2801#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)
2802#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk
2803#define CAN_F0R1_FB17_Pos (17U)
2804#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)
2805#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk
2806#define CAN_F0R1_FB18_Pos (18U)
2807#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)
2808#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk
2809#define CAN_F0R1_FB19_Pos (19U)
2810#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)
2811#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk
2812#define CAN_F0R1_FB20_Pos (20U)
2813#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)
2814#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk
2815#define CAN_F0R1_FB21_Pos (21U)
2816#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)
2817#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk
2818#define CAN_F0R1_FB22_Pos (22U)
2819#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)
2820#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk
2821#define CAN_F0R1_FB23_Pos (23U)
2822#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)
2823#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk
2824#define CAN_F0R1_FB24_Pos (24U)
2825#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)
2826#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk
2827#define CAN_F0R1_FB25_Pos (25U)
2828#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)
2829#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk
2830#define CAN_F0R1_FB26_Pos (26U)
2831#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)
2832#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk
2833#define CAN_F0R1_FB27_Pos (27U)
2834#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)
2835#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk
2836#define CAN_F0R1_FB28_Pos (28U)
2837#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)
2838#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk
2839#define CAN_F0R1_FB29_Pos (29U)
2840#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)
2841#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk
2842#define CAN_F0R1_FB30_Pos (30U)
2843#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)
2844#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk
2845#define CAN_F0R1_FB31_Pos (31U)
2846#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)
2847#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk
2849/******************* Bit definition for CAN_F1R1 register *******************/
2850#define CAN_F1R1_FB0_Pos (0U)
2851#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)
2852#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk
2853#define CAN_F1R1_FB1_Pos (1U)
2854#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)
2855#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk
2856#define CAN_F1R1_FB2_Pos (2U)
2857#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)
2858#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk
2859#define CAN_F1R1_FB3_Pos (3U)
2860#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)
2861#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk
2862#define CAN_F1R1_FB4_Pos (4U)
2863#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)
2864#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk
2865#define CAN_F1R1_FB5_Pos (5U)
2866#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)
2867#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk
2868#define CAN_F1R1_FB6_Pos (6U)
2869#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)
2870#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk
2871#define CAN_F1R1_FB7_Pos (7U)
2872#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)
2873#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk
2874#define CAN_F1R1_FB8_Pos (8U)
2875#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)
2876#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk
2877#define CAN_F1R1_FB9_Pos (9U)
2878#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)
2879#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk
2880#define CAN_F1R1_FB10_Pos (10U)
2881#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)
2882#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk
2883#define CAN_F1R1_FB11_Pos (11U)
2884#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)
2885#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk
2886#define CAN_F1R1_FB12_Pos (12U)
2887#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)
2888#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk
2889#define CAN_F1R1_FB13_Pos (13U)
2890#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)
2891#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk
2892#define CAN_F1R1_FB14_Pos (14U)
2893#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)
2894#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk
2895#define CAN_F1R1_FB15_Pos (15U)
2896#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)
2897#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk
2898#define CAN_F1R1_FB16_Pos (16U)
2899#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)
2900#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk
2901#define CAN_F1R1_FB17_Pos (17U)
2902#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)
2903#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk
2904#define CAN_F1R1_FB18_Pos (18U)
2905#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)
2906#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk
2907#define CAN_F1R1_FB19_Pos (19U)
2908#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)
2909#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk
2910#define CAN_F1R1_FB20_Pos (20U)
2911#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)
2912#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk
2913#define CAN_F1R1_FB21_Pos (21U)
2914#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)
2915#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk
2916#define CAN_F1R1_FB22_Pos (22U)
2917#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)
2918#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk
2919#define CAN_F1R1_FB23_Pos (23U)
2920#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)
2921#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk
2922#define CAN_F1R1_FB24_Pos (24U)
2923#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)
2924#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk
2925#define CAN_F1R1_FB25_Pos (25U)
2926#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)
2927#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk
2928#define CAN_F1R1_FB26_Pos (26U)
2929#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)
2930#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk
2931#define CAN_F1R1_FB27_Pos (27U)
2932#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)
2933#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk
2934#define CAN_F1R1_FB28_Pos (28U)
2935#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)
2936#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk
2937#define CAN_F1R1_FB29_Pos (29U)
2938#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)
2939#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk
2940#define CAN_F1R1_FB30_Pos (30U)
2941#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)
2942#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk
2943#define CAN_F1R1_FB31_Pos (31U)
2944#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)
2945#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk
2947/******************* Bit definition for CAN_F2R1 register *******************/
2948#define CAN_F2R1_FB0_Pos (0U)
2949#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)
2950#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk
2951#define CAN_F2R1_FB1_Pos (1U)
2952#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)
2953#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk
2954#define CAN_F2R1_FB2_Pos (2U)
2955#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)
2956#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk
2957#define CAN_F2R1_FB3_Pos (3U)
2958#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)
2959#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk
2960#define CAN_F2R1_FB4_Pos (4U)
2961#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)
2962#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk
2963#define CAN_F2R1_FB5_Pos (5U)
2964#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)
2965#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk
2966#define CAN_F2R1_FB6_Pos (6U)
2967#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)
2968#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk
2969#define CAN_F2R1_FB7_Pos (7U)
2970#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)
2971#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk
2972#define CAN_F2R1_FB8_Pos (8U)
2973#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)
2974#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk
2975#define CAN_F2R1_FB9_Pos (9U)
2976#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)
2977#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk
2978#define CAN_F2R1_FB10_Pos (10U)
2979#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)
2980#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk
2981#define CAN_F2R1_FB11_Pos (11U)
2982#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)
2983#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk
2984#define CAN_F2R1_FB12_Pos (12U)
2985#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)
2986#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk
2987#define CAN_F2R1_FB13_Pos (13U)
2988#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)
2989#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk
2990#define CAN_F2R1_FB14_Pos (14U)
2991#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)
2992#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk
2993#define CAN_F2R1_FB15_Pos (15U)
2994#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)
2995#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk
2996#define CAN_F2R1_FB16_Pos (16U)
2997#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)
2998#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk
2999#define CAN_F2R1_FB17_Pos (17U)
3000#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)
3001#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk
3002#define CAN_F2R1_FB18_Pos (18U)
3003#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)
3004#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk
3005#define CAN_F2R1_FB19_Pos (19U)
3006#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)
3007#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk
3008#define CAN_F2R1_FB20_Pos (20U)
3009#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)
3010#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk
3011#define CAN_F2R1_FB21_Pos (21U)
3012#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)
3013#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk
3014#define CAN_F2R1_FB22_Pos (22U)
3015#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)
3016#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk
3017#define CAN_F2R1_FB23_Pos (23U)
3018#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)
3019#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk
3020#define CAN_F2R1_FB24_Pos (24U)
3021#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)
3022#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk
3023#define CAN_F2R1_FB25_Pos (25U)
3024#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)
3025#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk
3026#define CAN_F2R1_FB26_Pos (26U)
3027#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)
3028#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk
3029#define CAN_F2R1_FB27_Pos (27U)
3030#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)
3031#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk
3032#define CAN_F2R1_FB28_Pos (28U)
3033#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)
3034#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk
3035#define CAN_F2R1_FB29_Pos (29U)
3036#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)
3037#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk
3038#define CAN_F2R1_FB30_Pos (30U)
3039#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)
3040#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk
3041#define CAN_F2R1_FB31_Pos (31U)
3042#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)
3043#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk
3045/******************* Bit definition for CAN_F3R1 register *******************/
3046#define CAN_F3R1_FB0_Pos (0U)
3047#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)
3048#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk
3049#define CAN_F3R1_FB1_Pos (1U)
3050#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)
3051#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk
3052#define CAN_F3R1_FB2_Pos (2U)
3053#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)
3054#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk
3055#define CAN_F3R1_FB3_Pos (3U)
3056#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)
3057#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk
3058#define CAN_F3R1_FB4_Pos (4U)
3059#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)
3060#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk
3061#define CAN_F3R1_FB5_Pos (5U)
3062#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)
3063#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk
3064#define CAN_F3R1_FB6_Pos (6U)
3065#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)
3066#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk
3067#define CAN_F3R1_FB7_Pos (7U)
3068#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)
3069#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk
3070#define CAN_F3R1_FB8_Pos (8U)
3071#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)
3072#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk
3073#define CAN_F3R1_FB9_Pos (9U)
3074#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)
3075#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk
3076#define CAN_F3R1_FB10_Pos (10U)
3077#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)
3078#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk
3079#define CAN_F3R1_FB11_Pos (11U)
3080#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)
3081#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk
3082#define CAN_F3R1_FB12_Pos (12U)
3083#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)
3084#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk
3085#define CAN_F3R1_FB13_Pos (13U)
3086#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)
3087#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk
3088#define CAN_F3R1_FB14_Pos (14U)
3089#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)
3090#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk
3091#define CAN_F3R1_FB15_Pos (15U)
3092#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)
3093#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk
3094#define CAN_F3R1_FB16_Pos (16U)
3095#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)
3096#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk
3097#define CAN_F3R1_FB17_Pos (17U)
3098#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)
3099#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk
3100#define CAN_F3R1_FB18_Pos (18U)
3101#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)
3102#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk
3103#define CAN_F3R1_FB19_Pos (19U)
3104#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)
3105#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk
3106#define CAN_F3R1_FB20_Pos (20U)
3107#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)
3108#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk
3109#define CAN_F3R1_FB21_Pos (21U)
3110#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)
3111#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk
3112#define CAN_F3R1_FB22_Pos (22U)
3113#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)
3114#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk
3115#define CAN_F3R1_FB23_Pos (23U)
3116#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)
3117#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk
3118#define CAN_F3R1_FB24_Pos (24U)
3119#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)
3120#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk
3121#define CAN_F3R1_FB25_Pos (25U)
3122#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)
3123#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk
3124#define CAN_F3R1_FB26_Pos (26U)
3125#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)
3126#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk
3127#define CAN_F3R1_FB27_Pos (27U)
3128#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)
3129#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk
3130#define CAN_F3R1_FB28_Pos (28U)
3131#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)
3132#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk
3133#define CAN_F3R1_FB29_Pos (29U)
3134#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)
3135#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk
3136#define CAN_F3R1_FB30_Pos (30U)
3137#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)
3138#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk
3139#define CAN_F3R1_FB31_Pos (31U)
3140#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)
3141#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk
3143/******************* Bit definition for CAN_F4R1 register *******************/
3144#define CAN_F4R1_FB0_Pos (0U)
3145#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)
3146#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk
3147#define CAN_F4R1_FB1_Pos (1U)
3148#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)
3149#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk
3150#define CAN_F4R1_FB2_Pos (2U)
3151#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)
3152#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk
3153#define CAN_F4R1_FB3_Pos (3U)
3154#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)
3155#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk
3156#define CAN_F4R1_FB4_Pos (4U)
3157#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)
3158#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk
3159#define CAN_F4R1_FB5_Pos (5U)
3160#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)
3161#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk
3162#define CAN_F4R1_FB6_Pos (6U)
3163#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)
3164#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk
3165#define CAN_F4R1_FB7_Pos (7U)
3166#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)
3167#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk
3168#define CAN_F4R1_FB8_Pos (8U)
3169#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)
3170#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk
3171#define CAN_F4R1_FB9_Pos (9U)
3172#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)
3173#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk
3174#define CAN_F4R1_FB10_Pos (10U)
3175#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)
3176#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk
3177#define CAN_F4R1_FB11_Pos (11U)
3178#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)
3179#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk
3180#define CAN_F4R1_FB12_Pos (12U)
3181#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)
3182#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk
3183#define CAN_F4R1_FB13_Pos (13U)
3184#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)
3185#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk
3186#define CAN_F4R1_FB14_Pos (14U)
3187#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)
3188#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk
3189#define CAN_F4R1_FB15_Pos (15U)
3190#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)
3191#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk
3192#define CAN_F4R1_FB16_Pos (16U)
3193#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)
3194#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk
3195#define CAN_F4R1_FB17_Pos (17U)
3196#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)
3197#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk
3198#define CAN_F4R1_FB18_Pos (18U)
3199#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)
3200#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk
3201#define CAN_F4R1_FB19_Pos (19U)
3202#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)
3203#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk
3204#define CAN_F4R1_FB20_Pos (20U)
3205#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)
3206#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk
3207#define CAN_F4R1_FB21_Pos (21U)
3208#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)
3209#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk
3210#define CAN_F4R1_FB22_Pos (22U)
3211#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)
3212#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk
3213#define CAN_F4R1_FB23_Pos (23U)
3214#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)
3215#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk
3216#define CAN_F4R1_FB24_Pos (24U)
3217#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)
3218#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk
3219#define CAN_F4R1_FB25_Pos (25U)
3220#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)
3221#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk
3222#define CAN_F4R1_FB26_Pos (26U)
3223#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)
3224#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk
3225#define CAN_F4R1_FB27_Pos (27U)
3226#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)
3227#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk
3228#define CAN_F4R1_FB28_Pos (28U)
3229#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)
3230#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk
3231#define CAN_F4R1_FB29_Pos (29U)
3232#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)
3233#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk
3234#define CAN_F4R1_FB30_Pos (30U)
3235#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)
3236#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk
3237#define CAN_F4R1_FB31_Pos (31U)
3238#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)
3239#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk
3241/******************* Bit definition for CAN_F5R1 register *******************/
3242#define CAN_F5R1_FB0_Pos (0U)
3243#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)
3244#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk
3245#define CAN_F5R1_FB1_Pos (1U)
3246#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)
3247#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk
3248#define CAN_F5R1_FB2_Pos (2U)
3249#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)
3250#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk
3251#define CAN_F5R1_FB3_Pos (3U)
3252#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)
3253#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk
3254#define CAN_F5R1_FB4_Pos (4U)
3255#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)
3256#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk
3257#define CAN_F5R1_FB5_Pos (5U)
3258#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)
3259#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk
3260#define CAN_F5R1_FB6_Pos (6U)
3261#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)
3262#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk
3263#define CAN_F5R1_FB7_Pos (7U)
3264#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)
3265#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk
3266#define CAN_F5R1_FB8_Pos (8U)
3267#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)
3268#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk
3269#define CAN_F5R1_FB9_Pos (9U)
3270#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)
3271#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk
3272#define CAN_F5R1_FB10_Pos (10U)
3273#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)
3274#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk
3275#define CAN_F5R1_FB11_Pos (11U)
3276#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)
3277#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk
3278#define CAN_F5R1_FB12_Pos (12U)
3279#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)
3280#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk
3281#define CAN_F5R1_FB13_Pos (13U)
3282#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)
3283#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk
3284#define CAN_F5R1_FB14_Pos (14U)
3285#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)
3286#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk
3287#define CAN_F5R1_FB15_Pos (15U)
3288#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)
3289#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk
3290#define CAN_F5R1_FB16_Pos (16U)
3291#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)
3292#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk
3293#define CAN_F5R1_FB17_Pos (17U)
3294#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)
3295#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk
3296#define CAN_F5R1_FB18_Pos (18U)
3297#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)
3298#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk
3299#define CAN_F5R1_FB19_Pos (19U)
3300#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)
3301#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk
3302#define CAN_F5R1_FB20_Pos (20U)
3303#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)
3304#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk
3305#define CAN_F5R1_FB21_Pos (21U)
3306#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)
3307#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk
3308#define CAN_F5R1_FB22_Pos (22U)
3309#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)
3310#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk
3311#define CAN_F5R1_FB23_Pos (23U)
3312#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)
3313#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk
3314#define CAN_F5R1_FB24_Pos (24U)
3315#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)
3316#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk
3317#define CAN_F5R1_FB25_Pos (25U)
3318#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)
3319#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk
3320#define CAN_F5R1_FB26_Pos (26U)
3321#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)
3322#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk
3323#define CAN_F5R1_FB27_Pos (27U)
3324#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)
3325#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk
3326#define CAN_F5R1_FB28_Pos (28U)
3327#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)
3328#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk
3329#define CAN_F5R1_FB29_Pos (29U)
3330#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)
3331#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk
3332#define CAN_F5R1_FB30_Pos (30U)
3333#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)
3334#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk
3335#define CAN_F5R1_FB31_Pos (31U)
3336#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)
3337#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk
3339/******************* Bit definition for CAN_F6R1 register *******************/
3340#define CAN_F6R1_FB0_Pos (0U)
3341#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)
3342#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk
3343#define CAN_F6R1_FB1_Pos (1U)
3344#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)
3345#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk
3346#define CAN_F6R1_FB2_Pos (2U)
3347#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)
3348#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk
3349#define CAN_F6R1_FB3_Pos (3U)
3350#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)
3351#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk
3352#define CAN_F6R1_FB4_Pos (4U)
3353#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)
3354#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk
3355#define CAN_F6R1_FB5_Pos (5U)
3356#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)
3357#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk
3358#define CAN_F6R1_FB6_Pos (6U)
3359#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)
3360#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk
3361#define CAN_F6R1_FB7_Pos (7U)
3362#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)
3363#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk
3364#define CAN_F6R1_FB8_Pos (8U)
3365#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)
3366#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk
3367#define CAN_F6R1_FB9_Pos (9U)
3368#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)
3369#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk
3370#define CAN_F6R1_FB10_Pos (10U)
3371#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)
3372#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk
3373#define CAN_F6R1_FB11_Pos (11U)
3374#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)
3375#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk
3376#define CAN_F6R1_FB12_Pos (12U)
3377#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)
3378#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk
3379#define CAN_F6R1_FB13_Pos (13U)
3380#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)
3381#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk
3382#define CAN_F6R1_FB14_Pos (14U)
3383#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)
3384#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk
3385#define CAN_F6R1_FB15_Pos (15U)
3386#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)
3387#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk
3388#define CAN_F6R1_FB16_Pos (16U)
3389#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)
3390#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk
3391#define CAN_F6R1_FB17_Pos (17U)
3392#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)
3393#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk
3394#define CAN_F6R1_FB18_Pos (18U)
3395#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)
3396#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk
3397#define CAN_F6R1_FB19_Pos (19U)
3398#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)
3399#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk
3400#define CAN_F6R1_FB20_Pos (20U)
3401#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)
3402#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk
3403#define CAN_F6R1_FB21_Pos (21U)
3404#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)
3405#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk
3406#define CAN_F6R1_FB22_Pos (22U)
3407#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)
3408#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk
3409#define CAN_F6R1_FB23_Pos (23U)
3410#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)
3411#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk
3412#define CAN_F6R1_FB24_Pos (24U)
3413#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)
3414#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk
3415#define CAN_F6R1_FB25_Pos (25U)
3416#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)
3417#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk
3418#define CAN_F6R1_FB26_Pos (26U)
3419#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)
3420#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk
3421#define CAN_F6R1_FB27_Pos (27U)
3422#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)
3423#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk
3424#define CAN_F6R1_FB28_Pos (28U)
3425#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)
3426#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk
3427#define CAN_F6R1_FB29_Pos (29U)
3428#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)
3429#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk
3430#define CAN_F6R1_FB30_Pos (30U)
3431#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)
3432#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk
3433#define CAN_F6R1_FB31_Pos (31U)
3434#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)
3435#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk
3437/******************* Bit definition for CAN_F7R1 register *******************/
3438#define CAN_F7R1_FB0_Pos (0U)
3439#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)
3440#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk
3441#define CAN_F7R1_FB1_Pos (1U)
3442#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)
3443#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk
3444#define CAN_F7R1_FB2_Pos (2U)
3445#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)
3446#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk
3447#define CAN_F7R1_FB3_Pos (3U)
3448#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)
3449#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk
3450#define CAN_F7R1_FB4_Pos (4U)
3451#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)
3452#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk
3453#define CAN_F7R1_FB5_Pos (5U)
3454#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)
3455#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk
3456#define CAN_F7R1_FB6_Pos (6U)
3457#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)
3458#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk
3459#define CAN_F7R1_FB7_Pos (7U)
3460#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)
3461#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk
3462#define CAN_F7R1_FB8_Pos (8U)
3463#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)
3464#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk
3465#define CAN_F7R1_FB9_Pos (9U)
3466#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)
3467#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk
3468#define CAN_F7R1_FB10_Pos (10U)
3469#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)
3470#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk
3471#define CAN_F7R1_FB11_Pos (11U)
3472#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)
3473#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk
3474#define CAN_F7R1_FB12_Pos (12U)
3475#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)
3476#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk
3477#define CAN_F7R1_FB13_Pos (13U)
3478#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)
3479#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk
3480#define CAN_F7R1_FB14_Pos (14U)
3481#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)
3482#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk
3483#define CAN_F7R1_FB15_Pos (15U)
3484#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)
3485#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk
3486#define CAN_F7R1_FB16_Pos (16U)
3487#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)
3488#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk
3489#define CAN_F7R1_FB17_Pos (17U)
3490#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)
3491#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk
3492#define CAN_F7R1_FB18_Pos (18U)
3493#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)
3494#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk
3495#define CAN_F7R1_FB19_Pos (19U)
3496#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)
3497#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk
3498#define CAN_F7R1_FB20_Pos (20U)
3499#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)
3500#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk
3501#define CAN_F7R1_FB21_Pos (21U)
3502#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)
3503#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk
3504#define CAN_F7R1_FB22_Pos (22U)
3505#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)
3506#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk
3507#define CAN_F7R1_FB23_Pos (23U)
3508#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)
3509#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk
3510#define CAN_F7R1_FB24_Pos (24U)
3511#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)
3512#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk
3513#define CAN_F7R1_FB25_Pos (25U)
3514#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)
3515#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk
3516#define CAN_F7R1_FB26_Pos (26U)
3517#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)
3518#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk
3519#define CAN_F7R1_FB27_Pos (27U)
3520#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)
3521#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk
3522#define CAN_F7R1_FB28_Pos (28U)
3523#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)
3524#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk
3525#define CAN_F7R1_FB29_Pos (29U)
3526#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)
3527#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk
3528#define CAN_F7R1_FB30_Pos (30U)
3529#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)
3530#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk
3531#define CAN_F7R1_FB31_Pos (31U)
3532#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)
3533#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk
3535/******************* Bit definition for CAN_F8R1 register *******************/
3536#define CAN_F8R1_FB0_Pos (0U)
3537#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)
3538#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk
3539#define CAN_F8R1_FB1_Pos (1U)
3540#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)
3541#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk
3542#define CAN_F8R1_FB2_Pos (2U)
3543#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)
3544#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk
3545#define CAN_F8R1_FB3_Pos (3U)
3546#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)
3547#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk
3548#define CAN_F8R1_FB4_Pos (4U)
3549#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)
3550#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk
3551#define CAN_F8R1_FB5_Pos (5U)
3552#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)
3553#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk
3554#define CAN_F8R1_FB6_Pos (6U)
3555#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)
3556#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk
3557#define CAN_F8R1_FB7_Pos (7U)
3558#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)
3559#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk
3560#define CAN_F8R1_FB8_Pos (8U)
3561#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)
3562#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk
3563#define CAN_F8R1_FB9_Pos (9U)
3564#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)
3565#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk
3566#define CAN_F8R1_FB10_Pos (10U)
3567#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)
3568#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk
3569#define CAN_F8R1_FB11_Pos (11U)
3570#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)
3571#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk
3572#define CAN_F8R1_FB12_Pos (12U)
3573#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)
3574#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk
3575#define CAN_F8R1_FB13_Pos (13U)
3576#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)
3577#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk
3578#define CAN_F8R1_FB14_Pos (14U)
3579#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)
3580#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk
3581#define CAN_F8R1_FB15_Pos (15U)
3582#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)
3583#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk
3584#define CAN_F8R1_FB16_Pos (16U)
3585#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)
3586#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk
3587#define CAN_F8R1_FB17_Pos (17U)
3588#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)
3589#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk
3590#define CAN_F8R1_FB18_Pos (18U)
3591#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)
3592#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk
3593#define CAN_F8R1_FB19_Pos (19U)
3594#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)
3595#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk
3596#define CAN_F8R1_FB20_Pos (20U)
3597#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)
3598#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk
3599#define CAN_F8R1_FB21_Pos (21U)
3600#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)
3601#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk
3602#define CAN_F8R1_FB22_Pos (22U)
3603#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)
3604#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk
3605#define CAN_F8R1_FB23_Pos (23U)
3606#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)
3607#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk
3608#define CAN_F8R1_FB24_Pos (24U)
3609#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)
3610#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk
3611#define CAN_F8R1_FB25_Pos (25U)
3612#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)
3613#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk
3614#define CAN_F8R1_FB26_Pos (26U)
3615#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)
3616#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk
3617#define CAN_F8R1_FB27_Pos (27U)
3618#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)
3619#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk
3620#define CAN_F8R1_FB28_Pos (28U)
3621#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)
3622#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk
3623#define CAN_F8R1_FB29_Pos (29U)
3624#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)
3625#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk
3626#define CAN_F8R1_FB30_Pos (30U)
3627#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)
3628#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk
3629#define CAN_F8R1_FB31_Pos (31U)
3630#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)
3631#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk
3633/******************* Bit definition for CAN_F9R1 register *******************/
3634#define CAN_F9R1_FB0_Pos (0U)
3635#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)
3636#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk
3637#define CAN_F9R1_FB1_Pos (1U)
3638#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)
3639#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk
3640#define CAN_F9R1_FB2_Pos (2U)
3641#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)
3642#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk
3643#define CAN_F9R1_FB3_Pos (3U)
3644#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)
3645#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk
3646#define CAN_F9R1_FB4_Pos (4U)
3647#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)
3648#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk
3649#define CAN_F9R1_FB5_Pos (5U)
3650#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)
3651#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk
3652#define CAN_F9R1_FB6_Pos (6U)
3653#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)
3654#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk
3655#define CAN_F9R1_FB7_Pos (7U)
3656#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)
3657#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk
3658#define CAN_F9R1_FB8_Pos (8U)
3659#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)
3660#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk
3661#define CAN_F9R1_FB9_Pos (9U)
3662#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)
3663#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk
3664#define CAN_F9R1_FB10_Pos (10U)
3665#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)
3666#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk
3667#define CAN_F9R1_FB11_Pos (11U)
3668#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)
3669#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk
3670#define CAN_F9R1_FB12_Pos (12U)
3671#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)
3672#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk
3673#define CAN_F9R1_FB13_Pos (13U)
3674#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)
3675#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk
3676#define CAN_F9R1_FB14_Pos (14U)
3677#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)
3678#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk
3679#define CAN_F9R1_FB15_Pos (15U)
3680#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)
3681#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk
3682#define CAN_F9R1_FB16_Pos (16U)
3683#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)
3684#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk
3685#define CAN_F9R1_FB17_Pos (17U)
3686#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)
3687#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk
3688#define CAN_F9R1_FB18_Pos (18U)
3689#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)
3690#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk
3691#define CAN_F9R1_FB19_Pos (19U)
3692#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)
3693#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk
3694#define CAN_F9R1_FB20_Pos (20U)
3695#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)
3696#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk
3697#define CAN_F9R1_FB21_Pos (21U)
3698#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)
3699#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk
3700#define CAN_F9R1_FB22_Pos (22U)
3701#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)
3702#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk
3703#define CAN_F9R1_FB23_Pos (23U)
3704#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)
3705#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk
3706#define CAN_F9R1_FB24_Pos (24U)
3707#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)
3708#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk
3709#define CAN_F9R1_FB25_Pos (25U)
3710#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)
3711#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk
3712#define CAN_F9R1_FB26_Pos (26U)
3713#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)
3714#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk
3715#define CAN_F9R1_FB27_Pos (27U)
3716#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)
3717#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk
3718#define CAN_F9R1_FB28_Pos (28U)
3719#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)
3720#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk
3721#define CAN_F9R1_FB29_Pos (29U)
3722#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)
3723#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk
3724#define CAN_F9R1_FB30_Pos (30U)
3725#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)
3726#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk
3727#define CAN_F9R1_FB31_Pos (31U)
3728#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)
3729#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk
3731/******************* Bit definition for CAN_F10R1 register ******************/
3732#define CAN_F10R1_FB0_Pos (0U)
3733#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)
3734#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk
3735#define CAN_F10R1_FB1_Pos (1U)
3736#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)
3737#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk
3738#define CAN_F10R1_FB2_Pos (2U)
3739#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)
3740#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk
3741#define CAN_F10R1_FB3_Pos (3U)
3742#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)
3743#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk
3744#define CAN_F10R1_FB4_Pos (4U)
3745#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)
3746#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk
3747#define CAN_F10R1_FB5_Pos (5U)
3748#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)
3749#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk
3750#define CAN_F10R1_FB6_Pos (6U)
3751#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)
3752#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk
3753#define CAN_F10R1_FB7_Pos (7U)
3754#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)
3755#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk
3756#define CAN_F10R1_FB8_Pos (8U)
3757#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)
3758#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk
3759#define CAN_F10R1_FB9_Pos (9U)
3760#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)
3761#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk
3762#define CAN_F10R1_FB10_Pos (10U)
3763#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)
3764#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk
3765#define CAN_F10R1_FB11_Pos (11U)
3766#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)
3767#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk
3768#define CAN_F10R1_FB12_Pos (12U)
3769#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)
3770#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk
3771#define CAN_F10R1_FB13_Pos (13U)
3772#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)
3773#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk
3774#define CAN_F10R1_FB14_Pos (14U)
3775#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)
3776#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk
3777#define CAN_F10R1_FB15_Pos (15U)
3778#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)
3779#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk
3780#define CAN_F10R1_FB16_Pos (16U)
3781#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)
3782#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk
3783#define CAN_F10R1_FB17_Pos (17U)
3784#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)
3785#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk
3786#define CAN_F10R1_FB18_Pos (18U)
3787#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)
3788#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk
3789#define CAN_F10R1_FB19_Pos (19U)
3790#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)
3791#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk
3792#define CAN_F10R1_FB20_Pos (20U)
3793#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)
3794#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk
3795#define CAN_F10R1_FB21_Pos (21U)
3796#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)
3797#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk
3798#define CAN_F10R1_FB22_Pos (22U)
3799#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)
3800#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk
3801#define CAN_F10R1_FB23_Pos (23U)
3802#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)
3803#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk
3804#define CAN_F10R1_FB24_Pos (24U)
3805#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)
3806#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk
3807#define CAN_F10R1_FB25_Pos (25U)
3808#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)
3809#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk
3810#define CAN_F10R1_FB26_Pos (26U)
3811#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)
3812#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk
3813#define CAN_F10R1_FB27_Pos (27U)
3814#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)
3815#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk
3816#define CAN_F10R1_FB28_Pos (28U)
3817#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)
3818#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk
3819#define CAN_F10R1_FB29_Pos (29U)
3820#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)
3821#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk
3822#define CAN_F10R1_FB30_Pos (30U)
3823#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)
3824#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk
3825#define CAN_F10R1_FB31_Pos (31U)
3826#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)
3827#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk
3829/******************* Bit definition for CAN_F11R1 register ******************/
3830#define CAN_F11R1_FB0_Pos (0U)
3831#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)
3832#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk
3833#define CAN_F11R1_FB1_Pos (1U)
3834#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)
3835#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk
3836#define CAN_F11R1_FB2_Pos (2U)
3837#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)
3838#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk
3839#define CAN_F11R1_FB3_Pos (3U)
3840#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)
3841#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk
3842#define CAN_F11R1_FB4_Pos (4U)
3843#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)
3844#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk
3845#define CAN_F11R1_FB5_Pos (5U)
3846#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)
3847#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk
3848#define CAN_F11R1_FB6_Pos (6U)
3849#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)
3850#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk
3851#define CAN_F11R1_FB7_Pos (7U)
3852#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)
3853#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk
3854#define CAN_F11R1_FB8_Pos (8U)
3855#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)
3856#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk
3857#define CAN_F11R1_FB9_Pos (9U)
3858#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)
3859#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk
3860#define CAN_F11R1_FB10_Pos (10U)
3861#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)
3862#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk
3863#define CAN_F11R1_FB11_Pos (11U)
3864#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)
3865#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk
3866#define CAN_F11R1_FB12_Pos (12U)
3867#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)
3868#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk
3869#define CAN_F11R1_FB13_Pos (13U)
3870#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)
3871#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk
3872#define CAN_F11R1_FB14_Pos (14U)
3873#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)
3874#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk
3875#define CAN_F11R1_FB15_Pos (15U)
3876#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)
3877#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk
3878#define CAN_F11R1_FB16_Pos (16U)
3879#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)
3880#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk
3881#define CAN_F11R1_FB17_Pos (17U)
3882#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)
3883#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk
3884#define CAN_F11R1_FB18_Pos (18U)
3885#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)
3886#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk
3887#define CAN_F11R1_FB19_Pos (19U)
3888#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)
3889#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk
3890#define CAN_F11R1_FB20_Pos (20U)
3891#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)
3892#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk
3893#define CAN_F11R1_FB21_Pos (21U)
3894#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)
3895#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk
3896#define CAN_F11R1_FB22_Pos (22U)
3897#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)
3898#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk
3899#define CAN_F11R1_FB23_Pos (23U)
3900#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)
3901#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk
3902#define CAN_F11R1_FB24_Pos (24U)
3903#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)
3904#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk
3905#define CAN_F11R1_FB25_Pos (25U)
3906#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)
3907#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk
3908#define CAN_F11R1_FB26_Pos (26U)
3909#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)
3910#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk
3911#define CAN_F11R1_FB27_Pos (27U)
3912#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)
3913#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk
3914#define CAN_F11R1_FB28_Pos (28U)
3915#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)
3916#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk
3917#define CAN_F11R1_FB29_Pos (29U)
3918#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)
3919#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk
3920#define CAN_F11R1_FB30_Pos (30U)
3921#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)
3922#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk
3923#define CAN_F11R1_FB31_Pos (31U)
3924#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)
3925#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk
3927/******************* Bit definition for CAN_F12R1 register ******************/
3928#define CAN_F12R1_FB0_Pos (0U)
3929#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)
3930#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk
3931#define CAN_F12R1_FB1_Pos (1U)
3932#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)
3933#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk
3934#define CAN_F12R1_FB2_Pos (2U)
3935#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)
3936#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk
3937#define CAN_F12R1_FB3_Pos (3U)
3938#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)
3939#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk
3940#define CAN_F12R1_FB4_Pos (4U)
3941#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)
3942#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk
3943#define CAN_F12R1_FB5_Pos (5U)
3944#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)
3945#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk
3946#define CAN_F12R1_FB6_Pos (6U)
3947#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)
3948#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk
3949#define CAN_F12R1_FB7_Pos (7U)
3950#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)
3951#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk
3952#define CAN_F12R1_FB8_Pos (8U)
3953#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)
3954#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk
3955#define CAN_F12R1_FB9_Pos (9U)
3956#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)
3957#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk
3958#define CAN_F12R1_FB10_Pos (10U)
3959#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)
3960#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk
3961#define CAN_F12R1_FB11_Pos (11U)
3962#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)
3963#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk
3964#define CAN_F12R1_FB12_Pos (12U)
3965#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)
3966#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk
3967#define CAN_F12R1_FB13_Pos (13U)
3968#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)
3969#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk
3970#define CAN_F12R1_FB14_Pos (14U)
3971#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)
3972#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk
3973#define CAN_F12R1_FB15_Pos (15U)
3974#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)
3975#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk
3976#define CAN_F12R1_FB16_Pos (16U)
3977#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)
3978#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk
3979#define CAN_F12R1_FB17_Pos (17U)
3980#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)
3981#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk
3982#define CAN_F12R1_FB18_Pos (18U)
3983#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)
3984#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk
3985#define CAN_F12R1_FB19_Pos (19U)
3986#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)
3987#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk
3988#define CAN_F12R1_FB20_Pos (20U)
3989#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)
3990#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk
3991#define CAN_F12R1_FB21_Pos (21U)
3992#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)
3993#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk
3994#define CAN_F12R1_FB22_Pos (22U)
3995#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)
3996#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk
3997#define CAN_F12R1_FB23_Pos (23U)
3998#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)
3999#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk
4000#define CAN_F12R1_FB24_Pos (24U)
4001#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)
4002#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk
4003#define CAN_F12R1_FB25_Pos (25U)
4004#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)
4005#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk
4006#define CAN_F12R1_FB26_Pos (26U)
4007#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)
4008#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk
4009#define CAN_F12R1_FB27_Pos (27U)
4010#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)
4011#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk
4012#define CAN_F12R1_FB28_Pos (28U)
4013#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)
4014#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk
4015#define CAN_F12R1_FB29_Pos (29U)
4016#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)
4017#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk
4018#define CAN_F12R1_FB30_Pos (30U)
4019#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)
4020#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk
4021#define CAN_F12R1_FB31_Pos (31U)
4022#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)
4023#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk
4025/******************* Bit definition for CAN_F13R1 register ******************/
4026#define CAN_F13R1_FB0_Pos (0U)
4027#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)
4028#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk
4029#define CAN_F13R1_FB1_Pos (1U)
4030#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)
4031#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk
4032#define CAN_F13R1_FB2_Pos (2U)
4033#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)
4034#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk
4035#define CAN_F13R1_FB3_Pos (3U)
4036#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)
4037#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk
4038#define CAN_F13R1_FB4_Pos (4U)
4039#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)
4040#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk
4041#define CAN_F13R1_FB5_Pos (5U)
4042#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)
4043#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk
4044#define CAN_F13R1_FB6_Pos (6U)
4045#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)
4046#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk
4047#define CAN_F13R1_FB7_Pos (7U)
4048#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)
4049#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk
4050#define CAN_F13R1_FB8_Pos (8U)
4051#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)
4052#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk
4053#define CAN_F13R1_FB9_Pos (9U)
4054#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)
4055#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk
4056#define CAN_F13R1_FB10_Pos (10U)
4057#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)
4058#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk
4059#define CAN_F13R1_FB11_Pos (11U)
4060#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)
4061#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk
4062#define CAN_F13R1_FB12_Pos (12U)
4063#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)
4064#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk
4065#define CAN_F13R1_FB13_Pos (13U)
4066#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)
4067#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk
4068#define CAN_F13R1_FB14_Pos (14U)
4069#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)
4070#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk
4071#define CAN_F13R1_FB15_Pos (15U)
4072#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)
4073#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk
4074#define CAN_F13R1_FB16_Pos (16U)
4075#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)
4076#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk
4077#define CAN_F13R1_FB17_Pos (17U)
4078#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)
4079#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk
4080#define CAN_F13R1_FB18_Pos (18U)
4081#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)
4082#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk
4083#define CAN_F13R1_FB19_Pos (19U)
4084#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)
4085#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk
4086#define CAN_F13R1_FB20_Pos (20U)
4087#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)
4088#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk
4089#define CAN_F13R1_FB21_Pos (21U)
4090#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)
4091#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk
4092#define CAN_F13R1_FB22_Pos (22U)
4093#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)
4094#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk
4095#define CAN_F13R1_FB23_Pos (23U)
4096#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)
4097#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk
4098#define CAN_F13R1_FB24_Pos (24U)
4099#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)
4100#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk
4101#define CAN_F13R1_FB25_Pos (25U)
4102#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)
4103#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk
4104#define CAN_F13R1_FB26_Pos (26U)
4105#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)
4106#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk
4107#define CAN_F13R1_FB27_Pos (27U)
4108#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)
4109#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk
4110#define CAN_F13R1_FB28_Pos (28U)
4111#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)
4112#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk
4113#define CAN_F13R1_FB29_Pos (29U)
4114#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)
4115#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk
4116#define CAN_F13R1_FB30_Pos (30U)
4117#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)
4118#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk
4119#define CAN_F13R1_FB31_Pos (31U)
4120#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)
4121#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk
4123/******************* Bit definition for CAN_F0R2 register *******************/
4124#define CAN_F0R2_FB0_Pos (0U)
4125#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)
4126#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk
4127#define CAN_F0R2_FB1_Pos (1U)
4128#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)
4129#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk
4130#define CAN_F0R2_FB2_Pos (2U)
4131#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)
4132#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk
4133#define CAN_F0R2_FB3_Pos (3U)
4134#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)
4135#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk
4136#define CAN_F0R2_FB4_Pos (4U)
4137#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)
4138#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk
4139#define CAN_F0R2_FB5_Pos (5U)
4140#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)
4141#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk
4142#define CAN_F0R2_FB6_Pos (6U)
4143#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)
4144#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk
4145#define CAN_F0R2_FB7_Pos (7U)
4146#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)
4147#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk
4148#define CAN_F0R2_FB8_Pos (8U)
4149#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)
4150#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk
4151#define CAN_F0R2_FB9_Pos (9U)
4152#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)
4153#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk
4154#define CAN_F0R2_FB10_Pos (10U)
4155#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)
4156#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk
4157#define CAN_F0R2_FB11_Pos (11U)
4158#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)
4159#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk
4160#define CAN_F0R2_FB12_Pos (12U)
4161#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)
4162#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk
4163#define CAN_F0R2_FB13_Pos (13U)
4164#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)
4165#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk
4166#define CAN_F0R2_FB14_Pos (14U)
4167#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)
4168#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk
4169#define CAN_F0R2_FB15_Pos (15U)
4170#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)
4171#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk
4172#define CAN_F0R2_FB16_Pos (16U)
4173#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)
4174#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk
4175#define CAN_F0R2_FB17_Pos (17U)
4176#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)
4177#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk
4178#define CAN_F0R2_FB18_Pos (18U)
4179#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)
4180#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk
4181#define CAN_F0R2_FB19_Pos (19U)
4182#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)
4183#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk
4184#define CAN_F0R2_FB20_Pos (20U)
4185#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)
4186#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk
4187#define CAN_F0R2_FB21_Pos (21U)
4188#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)
4189#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk
4190#define CAN_F0R2_FB22_Pos (22U)
4191#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)
4192#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk
4193#define CAN_F0R2_FB23_Pos (23U)
4194#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)
4195#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk
4196#define CAN_F0R2_FB24_Pos (24U)
4197#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)
4198#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk
4199#define CAN_F0R2_FB25_Pos (25U)
4200#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)
4201#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk
4202#define CAN_F0R2_FB26_Pos (26U)
4203#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)
4204#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk
4205#define CAN_F0R2_FB27_Pos (27U)
4206#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)
4207#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk
4208#define CAN_F0R2_FB28_Pos (28U)
4209#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)
4210#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk
4211#define CAN_F0R2_FB29_Pos (29U)
4212#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)
4213#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk
4214#define CAN_F0R2_FB30_Pos (30U)
4215#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)
4216#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk
4217#define CAN_F0R2_FB31_Pos (31U)
4218#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)
4219#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk
4221/******************* Bit definition for CAN_F1R2 register *******************/
4222#define CAN_F1R2_FB0_Pos (0U)
4223#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)
4224#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk
4225#define CAN_F1R2_FB1_Pos (1U)
4226#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)
4227#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk
4228#define CAN_F1R2_FB2_Pos (2U)
4229#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)
4230#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk
4231#define CAN_F1R2_FB3_Pos (3U)
4232#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)
4233#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk
4234#define CAN_F1R2_FB4_Pos (4U)
4235#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)
4236#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk
4237#define CAN_F1R2_FB5_Pos (5U)
4238#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)
4239#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk
4240#define CAN_F1R2_FB6_Pos (6U)
4241#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)
4242#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk
4243#define CAN_F1R2_FB7_Pos (7U)
4244#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)
4245#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk
4246#define CAN_F1R2_FB8_Pos (8U)
4247#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)
4248#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk
4249#define CAN_F1R2_FB9_Pos (9U)
4250#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)
4251#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk
4252#define CAN_F1R2_FB10_Pos (10U)
4253#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)
4254#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk
4255#define CAN_F1R2_FB11_Pos (11U)
4256#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)
4257#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk
4258#define CAN_F1R2_FB12_Pos (12U)
4259#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)
4260#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk
4261#define CAN_F1R2_FB13_Pos (13U)
4262#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)
4263#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk
4264#define CAN_F1R2_FB14_Pos (14U)
4265#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)
4266#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk
4267#define CAN_F1R2_FB15_Pos (15U)
4268#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)
4269#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk
4270#define CAN_F1R2_FB16_Pos (16U)
4271#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)
4272#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk
4273#define CAN_F1R2_FB17_Pos (17U)
4274#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)
4275#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk
4276#define CAN_F1R2_FB18_Pos (18U)
4277#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)
4278#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk
4279#define CAN_F1R2_FB19_Pos (19U)
4280#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)
4281#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk
4282#define CAN_F1R2_FB20_Pos (20U)
4283#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)
4284#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk
4285#define CAN_F1R2_FB21_Pos (21U)
4286#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)
4287#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk
4288#define CAN_F1R2_FB22_Pos (22U)
4289#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)
4290#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk
4291#define CAN_F1R2_FB23_Pos (23U)
4292#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)
4293#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk
4294#define CAN_F1R2_FB24_Pos (24U)
4295#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)
4296#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk
4297#define CAN_F1R2_FB25_Pos (25U)
4298#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)
4299#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk
4300#define CAN_F1R2_FB26_Pos (26U)
4301#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)
4302#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk
4303#define CAN_F1R2_FB27_Pos (27U)
4304#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)
4305#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk
4306#define CAN_F1R2_FB28_Pos (28U)
4307#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)
4308#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk
4309#define CAN_F1R2_FB29_Pos (29U)
4310#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)
4311#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk
4312#define CAN_F1R2_FB30_Pos (30U)
4313#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)
4314#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk
4315#define CAN_F1R2_FB31_Pos (31U)
4316#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)
4317#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk
4319/******************* Bit definition for CAN_F2R2 register *******************/
4320#define CAN_F2R2_FB0_Pos (0U)
4321#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)
4322#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk
4323#define CAN_F2R2_FB1_Pos (1U)
4324#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)
4325#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk
4326#define CAN_F2R2_FB2_Pos (2U)
4327#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)
4328#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk
4329#define CAN_F2R2_FB3_Pos (3U)
4330#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)
4331#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk
4332#define CAN_F2R2_FB4_Pos (4U)
4333#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)
4334#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk
4335#define CAN_F2R2_FB5_Pos (5U)
4336#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)
4337#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk
4338#define CAN_F2R2_FB6_Pos (6U)
4339#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)
4340#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk
4341#define CAN_F2R2_FB7_Pos (7U)
4342#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)
4343#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk
4344#define CAN_F2R2_FB8_Pos (8U)
4345#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)
4346#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk
4347#define CAN_F2R2_FB9_Pos (9U)
4348#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)
4349#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk
4350#define CAN_F2R2_FB10_Pos (10U)
4351#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)
4352#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk
4353#define CAN_F2R2_FB11_Pos (11U)
4354#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)
4355#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk
4356#define CAN_F2R2_FB12_Pos (12U)
4357#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)
4358#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk
4359#define CAN_F2R2_FB13_Pos (13U)
4360#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)
4361#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk
4362#define CAN_F2R2_FB14_Pos (14U)
4363#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)
4364#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk
4365#define CAN_F2R2_FB15_Pos (15U)
4366#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)
4367#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk
4368#define CAN_F2R2_FB16_Pos (16U)
4369#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)
4370#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk
4371#define CAN_F2R2_FB17_Pos (17U)
4372#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)
4373#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk
4374#define CAN_F2R2_FB18_Pos (18U)
4375#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)
4376#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk
4377#define CAN_F2R2_FB19_Pos (19U)
4378#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)
4379#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk
4380#define CAN_F2R2_FB20_Pos (20U)
4381#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)
4382#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk
4383#define CAN_F2R2_FB21_Pos (21U)
4384#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)
4385#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk
4386#define CAN_F2R2_FB22_Pos (22U)
4387#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)
4388#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk
4389#define CAN_F2R2_FB23_Pos (23U)
4390#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)
4391#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk
4392#define CAN_F2R2_FB24_Pos (24U)
4393#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)
4394#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk
4395#define CAN_F2R2_FB25_Pos (25U)
4396#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)
4397#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk
4398#define CAN_F2R2_FB26_Pos (26U)
4399#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)
4400#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk
4401#define CAN_F2R2_FB27_Pos (27U)
4402#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)
4403#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk
4404#define CAN_F2R2_FB28_Pos (28U)
4405#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)
4406#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk
4407#define CAN_F2R2_FB29_Pos (29U)
4408#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)
4409#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk
4410#define CAN_F2R2_FB30_Pos (30U)
4411#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)
4412#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk
4413#define CAN_F2R2_FB31_Pos (31U)
4414#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)
4415#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk
4417/******************* Bit definition for CAN_F3R2 register *******************/
4418#define CAN_F3R2_FB0_Pos (0U)
4419#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)
4420#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk
4421#define CAN_F3R2_FB1_Pos (1U)
4422#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)
4423#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk
4424#define CAN_F3R2_FB2_Pos (2U)
4425#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)
4426#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk
4427#define CAN_F3R2_FB3_Pos (3U)
4428#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)
4429#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk
4430#define CAN_F3R2_FB4_Pos (4U)
4431#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)
4432#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk
4433#define CAN_F3R2_FB5_Pos (5U)
4434#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)
4435#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk
4436#define CAN_F3R2_FB6_Pos (6U)
4437#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)
4438#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk
4439#define CAN_F3R2_FB7_Pos (7U)
4440#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)
4441#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk
4442#define CAN_F3R2_FB8_Pos (8U)
4443#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)
4444#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk
4445#define CAN_F3R2_FB9_Pos (9U)
4446#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)
4447#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk
4448#define CAN_F3R2_FB10_Pos (10U)
4449#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)
4450#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk
4451#define CAN_F3R2_FB11_Pos (11U)
4452#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)
4453#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk
4454#define CAN_F3R2_FB12_Pos (12U)
4455#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)
4456#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk
4457#define CAN_F3R2_FB13_Pos (13U)
4458#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)
4459#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk
4460#define CAN_F3R2_FB14_Pos (14U)
4461#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)
4462#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk
4463#define CAN_F3R2_FB15_Pos (15U)
4464#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)
4465#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk
4466#define CAN_F3R2_FB16_Pos (16U)
4467#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)
4468#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk
4469#define CAN_F3R2_FB17_Pos (17U)
4470#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)
4471#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk
4472#define CAN_F3R2_FB18_Pos (18U)
4473#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)
4474#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk
4475#define CAN_F3R2_FB19_Pos (19U)
4476#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)
4477#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk
4478#define CAN_F3R2_FB20_Pos (20U)
4479#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)
4480#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk
4481#define CAN_F3R2_FB21_Pos (21U)
4482#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)
4483#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk
4484#define CAN_F3R2_FB22_Pos (22U)
4485#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)
4486#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk
4487#define CAN_F3R2_FB23_Pos (23U)
4488#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)
4489#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk
4490#define CAN_F3R2_FB24_Pos (24U)
4491#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)
4492#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk
4493#define CAN_F3R2_FB25_Pos (25U)
4494#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)
4495#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk
4496#define CAN_F3R2_FB26_Pos (26U)
4497#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)
4498#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk
4499#define CAN_F3R2_FB27_Pos (27U)
4500#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)
4501#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk
4502#define CAN_F3R2_FB28_Pos (28U)
4503#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)
4504#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk
4505#define CAN_F3R2_FB29_Pos (29U)
4506#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)
4507#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk
4508#define CAN_F3R2_FB30_Pos (30U)
4509#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)
4510#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk
4511#define CAN_F3R2_FB31_Pos (31U)
4512#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)
4513#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk
4515/******************* Bit definition for CAN_F4R2 register *******************/
4516#define CAN_F4R2_FB0_Pos (0U)
4517#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)
4518#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk
4519#define CAN_F4R2_FB1_Pos (1U)
4520#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)
4521#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk
4522#define CAN_F4R2_FB2_Pos (2U)
4523#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)
4524#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk
4525#define CAN_F4R2_FB3_Pos (3U)
4526#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)
4527#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk
4528#define CAN_F4R2_FB4_Pos (4U)
4529#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)
4530#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk
4531#define CAN_F4R2_FB5_Pos (5U)
4532#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)
4533#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk
4534#define CAN_F4R2_FB6_Pos (6U)
4535#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)
4536#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk
4537#define CAN_F4R2_FB7_Pos (7U)
4538#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)
4539#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk
4540#define CAN_F4R2_FB8_Pos (8U)
4541#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)
4542#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk
4543#define CAN_F4R2_FB9_Pos (9U)
4544#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)
4545#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk
4546#define CAN_F4R2_FB10_Pos (10U)
4547#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)
4548#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk
4549#define CAN_F4R2_FB11_Pos (11U)
4550#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)
4551#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk
4552#define CAN_F4R2_FB12_Pos (12U)
4553#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)
4554#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk
4555#define CAN_F4R2_FB13_Pos (13U)
4556#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)
4557#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk
4558#define CAN_F4R2_FB14_Pos (14U)
4559#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)
4560#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk
4561#define CAN_F4R2_FB15_Pos (15U)
4562#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)
4563#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk
4564#define CAN_F4R2_FB16_Pos (16U)
4565#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)
4566#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk
4567#define CAN_F4R2_FB17_Pos (17U)
4568#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)
4569#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk
4570#define CAN_F4R2_FB18_Pos (18U)
4571#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)
4572#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk
4573#define CAN_F4R2_FB19_Pos (19U)
4574#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)
4575#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk
4576#define CAN_F4R2_FB20_Pos (20U)
4577#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)
4578#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk
4579#define CAN_F4R2_FB21_Pos (21U)
4580#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)
4581#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk
4582#define CAN_F4R2_FB22_Pos (22U)
4583#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)
4584#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk
4585#define CAN_F4R2_FB23_Pos (23U)
4586#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)
4587#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk
4588#define CAN_F4R2_FB24_Pos (24U)
4589#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)
4590#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk
4591#define CAN_F4R2_FB25_Pos (25U)
4592#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)
4593#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk
4594#define CAN_F4R2_FB26_Pos (26U)
4595#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)
4596#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk
4597#define CAN_F4R2_FB27_Pos (27U)
4598#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)
4599#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk
4600#define CAN_F4R2_FB28_Pos (28U)
4601#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)
4602#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk
4603#define CAN_F4R2_FB29_Pos (29U)
4604#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)
4605#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk
4606#define CAN_F4R2_FB30_Pos (30U)
4607#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)
4608#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk
4609#define CAN_F4R2_FB31_Pos (31U)
4610#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)
4611#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk
4613/******************* Bit definition for CAN_F5R2 register *******************/
4614#define CAN_F5R2_FB0_Pos (0U)
4615#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)
4616#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk
4617#define CAN_F5R2_FB1_Pos (1U)
4618#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)
4619#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk
4620#define CAN_F5R2_FB2_Pos (2U)
4621#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)
4622#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk
4623#define CAN_F5R2_FB3_Pos (3U)
4624#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)
4625#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk
4626#define CAN_F5R2_FB4_Pos (4U)
4627#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)
4628#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk
4629#define CAN_F5R2_FB5_Pos (5U)
4630#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)
4631#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk
4632#define CAN_F5R2_FB6_Pos (6U)
4633#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)
4634#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk
4635#define CAN_F5R2_FB7_Pos (7U)
4636#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)
4637#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk
4638#define CAN_F5R2_FB8_Pos (8U)
4639#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)
4640#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk
4641#define CAN_F5R2_FB9_Pos (9U)
4642#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)
4643#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk
4644#define CAN_F5R2_FB10_Pos (10U)
4645#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)
4646#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk
4647#define CAN_F5R2_FB11_Pos (11U)
4648#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)
4649#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk
4650#define CAN_F5R2_FB12_Pos (12U)
4651#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)
4652#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk
4653#define CAN_F5R2_FB13_Pos (13U)
4654#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)
4655#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk
4656#define CAN_F5R2_FB14_Pos (14U)
4657#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)
4658#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk
4659#define CAN_F5R2_FB15_Pos (15U)
4660#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)
4661#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk
4662#define CAN_F5R2_FB16_Pos (16U)
4663#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)
4664#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk
4665#define CAN_F5R2_FB17_Pos (17U)
4666#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)
4667#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk
4668#define CAN_F5R2_FB18_Pos (18U)
4669#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)
4670#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk
4671#define CAN_F5R2_FB19_Pos (19U)
4672#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)
4673#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk
4674#define CAN_F5R2_FB20_Pos (20U)
4675#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)
4676#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk
4677#define CAN_F5R2_FB21_Pos (21U)
4678#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)
4679#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk
4680#define CAN_F5R2_FB22_Pos (22U)
4681#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)
4682#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk
4683#define CAN_F5R2_FB23_Pos (23U)
4684#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)
4685#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk
4686#define CAN_F5R2_FB24_Pos (24U)
4687#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)
4688#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk
4689#define CAN_F5R2_FB25_Pos (25U)
4690#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)
4691#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk
4692#define CAN_F5R2_FB26_Pos (26U)
4693#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)
4694#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk
4695#define CAN_F5R2_FB27_Pos (27U)
4696#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)
4697#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk
4698#define CAN_F5R2_FB28_Pos (28U)
4699#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)
4700#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk
4701#define CAN_F5R2_FB29_Pos (29U)
4702#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)
4703#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk
4704#define CAN_F5R2_FB30_Pos (30U)
4705#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)
4706#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk
4707#define CAN_F5R2_FB31_Pos (31U)
4708#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)
4709#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk
4711/******************* Bit definition for CAN_F6R2 register *******************/
4712#define CAN_F6R2_FB0_Pos (0U)
4713#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)
4714#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk
4715#define CAN_F6R2_FB1_Pos (1U)
4716#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)
4717#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk
4718#define CAN_F6R2_FB2_Pos (2U)
4719#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)
4720#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk
4721#define CAN_F6R2_FB3_Pos (3U)
4722#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)
4723#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk
4724#define CAN_F6R2_FB4_Pos (4U)
4725#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)
4726#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk
4727#define CAN_F6R2_FB5_Pos (5U)
4728#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)
4729#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk
4730#define CAN_F6R2_FB6_Pos (6U)
4731#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)
4732#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk
4733#define CAN_F6R2_FB7_Pos (7U)
4734#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)
4735#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk
4736#define CAN_F6R2_FB8_Pos (8U)
4737#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)
4738#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk
4739#define CAN_F6R2_FB9_Pos (9U)
4740#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)
4741#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk
4742#define CAN_F6R2_FB10_Pos (10U)
4743#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)
4744#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk
4745#define CAN_F6R2_FB11_Pos (11U)
4746#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)
4747#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk
4748#define CAN_F6R2_FB12_Pos (12U)
4749#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)
4750#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk
4751#define CAN_F6R2_FB13_Pos (13U)
4752#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)
4753#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk
4754#define CAN_F6R2_FB14_Pos (14U)
4755#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)
4756#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk
4757#define CAN_F6R2_FB15_Pos (15U)
4758#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)
4759#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk
4760#define CAN_F6R2_FB16_Pos (16U)
4761#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)
4762#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk
4763#define CAN_F6R2_FB17_Pos (17U)
4764#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)
4765#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk
4766#define CAN_F6R2_FB18_Pos (18U)
4767#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)
4768#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk
4769#define CAN_F6R2_FB19_Pos (19U)
4770#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)
4771#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk
4772#define CAN_F6R2_FB20_Pos (20U)
4773#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)
4774#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk
4775#define CAN_F6R2_FB21_Pos (21U)
4776#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)
4777#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk
4778#define CAN_F6R2_FB22_Pos (22U)
4779#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)
4780#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk
4781#define CAN_F6R2_FB23_Pos (23U)
4782#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)
4783#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk
4784#define CAN_F6R2_FB24_Pos (24U)
4785#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)
4786#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk
4787#define CAN_F6R2_FB25_Pos (25U)
4788#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)
4789#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk
4790#define CAN_F6R2_FB26_Pos (26U)
4791#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)
4792#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk
4793#define CAN_F6R2_FB27_Pos (27U)
4794#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)
4795#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk
4796#define CAN_F6R2_FB28_Pos (28U)
4797#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)
4798#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk
4799#define CAN_F6R2_FB29_Pos (29U)
4800#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)
4801#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk
4802#define CAN_F6R2_FB30_Pos (30U)
4803#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)
4804#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk
4805#define CAN_F6R2_FB31_Pos (31U)
4806#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)
4807#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk
4809/******************* Bit definition for CAN_F7R2 register *******************/
4810#define CAN_F7R2_FB0_Pos (0U)
4811#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)
4812#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk
4813#define CAN_F7R2_FB1_Pos (1U)
4814#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)
4815#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk
4816#define CAN_F7R2_FB2_Pos (2U)
4817#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)
4818#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk
4819#define CAN_F7R2_FB3_Pos (3U)
4820#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)
4821#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk
4822#define CAN_F7R2_FB4_Pos (4U)
4823#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)
4824#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk
4825#define CAN_F7R2_FB5_Pos (5U)
4826#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)
4827#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk
4828#define CAN_F7R2_FB6_Pos (6U)
4829#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)
4830#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk
4831#define CAN_F7R2_FB7_Pos (7U)
4832#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)
4833#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk
4834#define CAN_F7R2_FB8_Pos (8U)
4835#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)
4836#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk
4837#define CAN_F7R2_FB9_Pos (9U)
4838#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)
4839#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk
4840#define CAN_F7R2_FB10_Pos (10U)
4841#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)
4842#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk
4843#define CAN_F7R2_FB11_Pos (11U)
4844#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)
4845#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk
4846#define CAN_F7R2_FB12_Pos (12U)
4847#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)
4848#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk
4849#define CAN_F7R2_FB13_Pos (13U)
4850#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)
4851#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk
4852#define CAN_F7R2_FB14_Pos (14U)
4853#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)
4854#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk
4855#define CAN_F7R2_FB15_Pos (15U)
4856#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)
4857#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk
4858#define CAN_F7R2_FB16_Pos (16U)
4859#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)
4860#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk
4861#define CAN_F7R2_FB17_Pos (17U)
4862#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)
4863#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk
4864#define CAN_F7R2_FB18_Pos (18U)
4865#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)
4866#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk
4867#define CAN_F7R2_FB19_Pos (19U)
4868#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)
4869#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk
4870#define CAN_F7R2_FB20_Pos (20U)
4871#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)
4872#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk
4873#define CAN_F7R2_FB21_Pos (21U)
4874#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)
4875#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk
4876#define CAN_F7R2_FB22_Pos (22U)
4877#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)
4878#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk
4879#define CAN_F7R2_FB23_Pos (23U)
4880#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)
4881#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk
4882#define CAN_F7R2_FB24_Pos (24U)
4883#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)
4884#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk
4885#define CAN_F7R2_FB25_Pos (25U)
4886#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)
4887#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk
4888#define CAN_F7R2_FB26_Pos (26U)
4889#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)
4890#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk
4891#define CAN_F7R2_FB27_Pos (27U)
4892#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)
4893#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk
4894#define CAN_F7R2_FB28_Pos (28U)
4895#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)
4896#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk
4897#define CAN_F7R2_FB29_Pos (29U)
4898#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)
4899#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk
4900#define CAN_F7R2_FB30_Pos (30U)
4901#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)
4902#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk
4903#define CAN_F7R2_FB31_Pos (31U)
4904#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)
4905#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk
4907/******************* Bit definition for CAN_F8R2 register *******************/
4908#define CAN_F8R2_FB0_Pos (0U)
4909#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)
4910#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk
4911#define CAN_F8R2_FB1_Pos (1U)
4912#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)
4913#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk
4914#define CAN_F8R2_FB2_Pos (2U)
4915#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)
4916#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk
4917#define CAN_F8R2_FB3_Pos (3U)
4918#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)
4919#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk
4920#define CAN_F8R2_FB4_Pos (4U)
4921#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)
4922#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk
4923#define CAN_F8R2_FB5_Pos (5U)
4924#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)
4925#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk
4926#define CAN_F8R2_FB6_Pos (6U)
4927#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)
4928#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk
4929#define CAN_F8R2_FB7_Pos (7U)
4930#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)
4931#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk
4932#define CAN_F8R2_FB8_Pos (8U)
4933#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)
4934#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk
4935#define CAN_F8R2_FB9_Pos (9U)
4936#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)
4937#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk
4938#define CAN_F8R2_FB10_Pos (10U)
4939#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)
4940#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk
4941#define CAN_F8R2_FB11_Pos (11U)
4942#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)
4943#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk
4944#define CAN_F8R2_FB12_Pos (12U)
4945#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)
4946#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk
4947#define CAN_F8R2_FB13_Pos (13U)
4948#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)
4949#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk
4950#define CAN_F8R2_FB14_Pos (14U)
4951#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)
4952#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk
4953#define CAN_F8R2_FB15_Pos (15U)
4954#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)
4955#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk
4956#define CAN_F8R2_FB16_Pos (16U)
4957#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)
4958#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk
4959#define CAN_F8R2_FB17_Pos (17U)
4960#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)
4961#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk
4962#define CAN_F8R2_FB18_Pos (18U)
4963#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)
4964#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk
4965#define CAN_F8R2_FB19_Pos (19U)
4966#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)
4967#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk
4968#define CAN_F8R2_FB20_Pos (20U)
4969#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)
4970#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk
4971#define CAN_F8R2_FB21_Pos (21U)
4972#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)
4973#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk
4974#define CAN_F8R2_FB22_Pos (22U)
4975#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)
4976#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk
4977#define CAN_F8R2_FB23_Pos (23U)
4978#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)
4979#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk
4980#define CAN_F8R2_FB24_Pos (24U)
4981#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)
4982#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk
4983#define CAN_F8R2_FB25_Pos (25U)
4984#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)
4985#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk
4986#define CAN_F8R2_FB26_Pos (26U)
4987#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)
4988#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk
4989#define CAN_F8R2_FB27_Pos (27U)
4990#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)
4991#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk
4992#define CAN_F8R2_FB28_Pos (28U)
4993#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)
4994#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk
4995#define CAN_F8R2_FB29_Pos (29U)
4996#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)
4997#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk
4998#define CAN_F8R2_FB30_Pos (30U)
4999#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)
5000#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk
5001#define CAN_F8R2_FB31_Pos (31U)
5002#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)
5003#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk
5005/******************* Bit definition for CAN_F9R2 register *******************/
5006#define CAN_F9R2_FB0_Pos (0U)
5007#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)
5008#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk
5009#define CAN_F9R2_FB1_Pos (1U)
5010#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)
5011#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk
5012#define CAN_F9R2_FB2_Pos (2U)
5013#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)
5014#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk
5015#define CAN_F9R2_FB3_Pos (3U)
5016#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)
5017#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk
5018#define CAN_F9R2_FB4_Pos (4U)
5019#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)
5020#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk
5021#define CAN_F9R2_FB5_Pos (5U)
5022#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)
5023#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk
5024#define CAN_F9R2_FB6_Pos (6U)
5025#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)
5026#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk
5027#define CAN_F9R2_FB7_Pos (7U)
5028#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)
5029#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk
5030#define CAN_F9R2_FB8_Pos (8U)
5031#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)
5032#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk
5033#define CAN_F9R2_FB9_Pos (9U)
5034#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)
5035#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk
5036#define CAN_F9R2_FB10_Pos (10U)
5037#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)
5038#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk
5039#define CAN_F9R2_FB11_Pos (11U)
5040#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)
5041#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk
5042#define CAN_F9R2_FB12_Pos (12U)
5043#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)
5044#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk
5045#define CAN_F9R2_FB13_Pos (13U)
5046#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)
5047#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk
5048#define CAN_F9R2_FB14_Pos (14U)
5049#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)
5050#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk
5051#define CAN_F9R2_FB15_Pos (15U)
5052#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)
5053#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk
5054#define CAN_F9R2_FB16_Pos (16U)
5055#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)
5056#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk
5057#define CAN_F9R2_FB17_Pos (17U)
5058#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)
5059#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk
5060#define CAN_F9R2_FB18_Pos (18U)
5061#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)
5062#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk
5063#define CAN_F9R2_FB19_Pos (19U)
5064#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)
5065#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk
5066#define CAN_F9R2_FB20_Pos (20U)
5067#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)
5068#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk
5069#define CAN_F9R2_FB21_Pos (21U)
5070#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)
5071#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk
5072#define CAN_F9R2_FB22_Pos (22U)
5073#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)
5074#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk
5075#define CAN_F9R2_FB23_Pos (23U)
5076#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)
5077#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk
5078#define CAN_F9R2_FB24_Pos (24U)
5079#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)
5080#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk
5081#define CAN_F9R2_FB25_Pos (25U)
5082#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)
5083#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk
5084#define CAN_F9R2_FB26_Pos (26U)
5085#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)
5086#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk
5087#define CAN_F9R2_FB27_Pos (27U)
5088#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)
5089#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk
5090#define CAN_F9R2_FB28_Pos (28U)
5091#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)
5092#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk
5093#define CAN_F9R2_FB29_Pos (29U)
5094#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)
5095#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk
5096#define CAN_F9R2_FB30_Pos (30U)
5097#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)
5098#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk
5099#define CAN_F9R2_FB31_Pos (31U)
5100#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)
5101#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk
5103/******************* Bit definition for CAN_F10R2 register ******************/
5104#define CAN_F10R2_FB0_Pos (0U)
5105#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)
5106#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk
5107#define CAN_F10R2_FB1_Pos (1U)
5108#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)
5109#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk
5110#define CAN_F10R2_FB2_Pos (2U)
5111#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)
5112#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk
5113#define CAN_F10R2_FB3_Pos (3U)
5114#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)
5115#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk
5116#define CAN_F10R2_FB4_Pos (4U)
5117#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)
5118#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk
5119#define CAN_F10R2_FB5_Pos (5U)
5120#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)
5121#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk
5122#define CAN_F10R2_FB6_Pos (6U)
5123#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)
5124#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk
5125#define CAN_F10R2_FB7_Pos (7U)
5126#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)
5127#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk
5128#define CAN_F10R2_FB8_Pos (8U)
5129#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)
5130#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk
5131#define CAN_F10R2_FB9_Pos (9U)
5132#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)
5133#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk
5134#define CAN_F10R2_FB10_Pos (10U)
5135#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)
5136#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk
5137#define CAN_F10R2_FB11_Pos (11U)
5138#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)
5139#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk
5140#define CAN_F10R2_FB12_Pos (12U)
5141#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)
5142#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk
5143#define CAN_F10R2_FB13_Pos (13U)
5144#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)
5145#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk
5146#define CAN_F10R2_FB14_Pos (14U)
5147#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)
5148#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk
5149#define CAN_F10R2_FB15_Pos (15U)
5150#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)
5151#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk
5152#define CAN_F10R2_FB16_Pos (16U)
5153#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)
5154#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk
5155#define CAN_F10R2_FB17_Pos (17U)
5156#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)
5157#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk
5158#define CAN_F10R2_FB18_Pos (18U)
5159#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)
5160#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk
5161#define CAN_F10R2_FB19_Pos (19U)
5162#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)
5163#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk
5164#define CAN_F10R2_FB20_Pos (20U)
5165#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)
5166#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk
5167#define CAN_F10R2_FB21_Pos (21U)
5168#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)
5169#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk
5170#define CAN_F10R2_FB22_Pos (22U)
5171#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)
5172#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk
5173#define CAN_F10R2_FB23_Pos (23U)
5174#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)
5175#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk
5176#define CAN_F10R2_FB24_Pos (24U)
5177#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)
5178#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk
5179#define CAN_F10R2_FB25_Pos (25U)
5180#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)
5181#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk
5182#define CAN_F10R2_FB26_Pos (26U)
5183#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)
5184#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk
5185#define CAN_F10R2_FB27_Pos (27U)
5186#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)
5187#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk
5188#define CAN_F10R2_FB28_Pos (28U)
5189#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)
5190#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk
5191#define CAN_F10R2_FB29_Pos (29U)
5192#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)
5193#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk
5194#define CAN_F10R2_FB30_Pos (30U)
5195#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)
5196#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk
5197#define CAN_F10R2_FB31_Pos (31U)
5198#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)
5199#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk
5201/******************* Bit definition for CAN_F11R2 register ******************/
5202#define CAN_F11R2_FB0_Pos (0U)
5203#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)
5204#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk
5205#define CAN_F11R2_FB1_Pos (1U)
5206#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)
5207#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk
5208#define CAN_F11R2_FB2_Pos (2U)
5209#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)
5210#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk
5211#define CAN_F11R2_FB3_Pos (3U)
5212#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)
5213#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk
5214#define CAN_F11R2_FB4_Pos (4U)
5215#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)
5216#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk
5217#define CAN_F11R2_FB5_Pos (5U)
5218#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)
5219#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk
5220#define CAN_F11R2_FB6_Pos (6U)
5221#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)
5222#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk
5223#define CAN_F11R2_FB7_Pos (7U)
5224#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)
5225#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk
5226#define CAN_F11R2_FB8_Pos (8U)
5227#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)
5228#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk
5229#define CAN_F11R2_FB9_Pos (9U)
5230#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)
5231#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk
5232#define CAN_F11R2_FB10_Pos (10U)
5233#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)
5234#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk
5235#define CAN_F11R2_FB11_Pos (11U)
5236#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)
5237#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk
5238#define CAN_F11R2_FB12_Pos (12U)
5239#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)
5240#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk
5241#define CAN_F11R2_FB13_Pos (13U)
5242#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)
5243#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk
5244#define CAN_F11R2_FB14_Pos (14U)
5245#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)
5246#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk
5247#define CAN_F11R2_FB15_Pos (15U)
5248#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)
5249#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk
5250#define CAN_F11R2_FB16_Pos (16U)
5251#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)
5252#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk
5253#define CAN_F11R2_FB17_Pos (17U)
5254#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)
5255#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk
5256#define CAN_F11R2_FB18_Pos (18U)
5257#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)
5258#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk
5259#define CAN_F11R2_FB19_Pos (19U)
5260#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)
5261#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk
5262#define CAN_F11R2_FB20_Pos (20U)
5263#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)
5264#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk
5265#define CAN_F11R2_FB21_Pos (21U)
5266#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)
5267#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk
5268#define CAN_F11R2_FB22_Pos (22U)
5269#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)
5270#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk
5271#define CAN_F11R2_FB23_Pos (23U)
5272#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)
5273#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk
5274#define CAN_F11R2_FB24_Pos (24U)
5275#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)
5276#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk
5277#define CAN_F11R2_FB25_Pos (25U)
5278#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)
5279#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk
5280#define CAN_F11R2_FB26_Pos (26U)
5281#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)
5282#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk
5283#define CAN_F11R2_FB27_Pos (27U)
5284#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)
5285#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk
5286#define CAN_F11R2_FB28_Pos (28U)
5287#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)
5288#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk
5289#define CAN_F11R2_FB29_Pos (29U)
5290#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)
5291#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk
5292#define CAN_F11R2_FB30_Pos (30U)
5293#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)
5294#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk
5295#define CAN_F11R2_FB31_Pos (31U)
5296#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)
5297#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk
5299/******************* Bit definition for CAN_F12R2 register ******************/
5300#define CAN_F12R2_FB0_Pos (0U)
5301#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)
5302#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk
5303#define CAN_F12R2_FB1_Pos (1U)
5304#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)
5305#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk
5306#define CAN_F12R2_FB2_Pos (2U)
5307#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)
5308#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk
5309#define CAN_F12R2_FB3_Pos (3U)
5310#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)
5311#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk
5312#define CAN_F12R2_FB4_Pos (4U)
5313#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)
5314#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk
5315#define CAN_F12R2_FB5_Pos (5U)
5316#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)
5317#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk
5318#define CAN_F12R2_FB6_Pos (6U)
5319#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)
5320#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk
5321#define CAN_F12R2_FB7_Pos (7U)
5322#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)
5323#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk
5324#define CAN_F12R2_FB8_Pos (8U)
5325#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)
5326#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk
5327#define CAN_F12R2_FB9_Pos (9U)
5328#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)
5329#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk
5330#define CAN_F12R2_FB10_Pos (10U)
5331#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)
5332#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk
5333#define CAN_F12R2_FB11_Pos (11U)
5334#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)
5335#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk
5336#define CAN_F12R2_FB12_Pos (12U)
5337#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)
5338#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk
5339#define CAN_F12R2_FB13_Pos (13U)
5340#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)
5341#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk
5342#define CAN_F12R2_FB14_Pos (14U)
5343#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)
5344#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk
5345#define CAN_F12R2_FB15_Pos (15U)
5346#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)
5347#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk
5348#define CAN_F12R2_FB16_Pos (16U)
5349#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)
5350#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk
5351#define CAN_F12R2_FB17_Pos (17U)
5352#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)
5353#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk
5354#define CAN_F12R2_FB18_Pos (18U)
5355#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)
5356#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk
5357#define CAN_F12R2_FB19_Pos (19U)
5358#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)
5359#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk
5360#define CAN_F12R2_FB20_Pos (20U)
5361#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)
5362#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk
5363#define CAN_F12R2_FB21_Pos (21U)
5364#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)
5365#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk
5366#define CAN_F12R2_FB22_Pos (22U)
5367#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)
5368#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk
5369#define CAN_F12R2_FB23_Pos (23U)
5370#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)
5371#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk
5372#define CAN_F12R2_FB24_Pos (24U)
5373#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)
5374#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk
5375#define CAN_F12R2_FB25_Pos (25U)
5376#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)
5377#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk
5378#define CAN_F12R2_FB26_Pos (26U)
5379#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)
5380#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk
5381#define CAN_F12R2_FB27_Pos (27U)
5382#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)
5383#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk
5384#define CAN_F12R2_FB28_Pos (28U)
5385#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)
5386#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk
5387#define CAN_F12R2_FB29_Pos (29U)
5388#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)
5389#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk
5390#define CAN_F12R2_FB30_Pos (30U)
5391#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)
5392#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk
5393#define CAN_F12R2_FB31_Pos (31U)
5394#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)
5395#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk
5397/******************* Bit definition for CAN_F13R2 register ******************/
5398#define CAN_F13R2_FB0_Pos (0U)
5399#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)
5400#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk
5401#define CAN_F13R2_FB1_Pos (1U)
5402#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)
5403#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk
5404#define CAN_F13R2_FB2_Pos (2U)
5405#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)
5406#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk
5407#define CAN_F13R2_FB3_Pos (3U)
5408#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)
5409#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk
5410#define CAN_F13R2_FB4_Pos (4U)
5411#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)
5412#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk
5413#define CAN_F13R2_FB5_Pos (5U)
5414#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)
5415#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk
5416#define CAN_F13R2_FB6_Pos (6U)
5417#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)
5418#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk
5419#define CAN_F13R2_FB7_Pos (7U)
5420#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)
5421#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk
5422#define CAN_F13R2_FB8_Pos (8U)
5423#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)
5424#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk
5425#define CAN_F13R2_FB9_Pos (9U)
5426#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)
5427#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk
5428#define CAN_F13R2_FB10_Pos (10U)
5429#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)
5430#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk
5431#define CAN_F13R2_FB11_Pos (11U)
5432#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)
5433#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk
5434#define CAN_F13R2_FB12_Pos (12U)
5435#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)
5436#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk
5437#define CAN_F13R2_FB13_Pos (13U)
5438#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)
5439#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk
5440#define CAN_F13R2_FB14_Pos (14U)
5441#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)
5442#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk
5443#define CAN_F13R2_FB15_Pos (15U)
5444#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)
5445#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk
5446#define CAN_F13R2_FB16_Pos (16U)
5447#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)
5448#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk
5449#define CAN_F13R2_FB17_Pos (17U)
5450#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)
5451#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk
5452#define CAN_F13R2_FB18_Pos (18U)
5453#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)
5454#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk
5455#define CAN_F13R2_FB19_Pos (19U)
5456#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)
5457#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk
5458#define CAN_F13R2_FB20_Pos (20U)
5459#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)
5460#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk
5461#define CAN_F13R2_FB21_Pos (21U)
5462#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)
5463#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk
5464#define CAN_F13R2_FB22_Pos (22U)
5465#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)
5466#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk
5467#define CAN_F13R2_FB23_Pos (23U)
5468#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)
5469#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk
5470#define CAN_F13R2_FB24_Pos (24U)
5471#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)
5472#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk
5473#define CAN_F13R2_FB25_Pos (25U)
5474#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)
5475#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk
5476#define CAN_F13R2_FB26_Pos (26U)
5477#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)
5478#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk
5479#define CAN_F13R2_FB27_Pos (27U)
5480#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)
5481#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk
5482#define CAN_F13R2_FB28_Pos (28U)
5483#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)
5484#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk
5485#define CAN_F13R2_FB29_Pos (29U)
5486#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)
5487#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk
5488#define CAN_F13R2_FB30_Pos (30U)
5489#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)
5490#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk
5491#define CAN_F13R2_FB31_Pos (31U)
5492#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)
5493#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk
5495/******************************************************************************/
5496/* */
5497/* CRC calculation unit */
5498/* */
5499/******************************************************************************/
5500/******************* Bit definition for CRC_DR register *********************/
5501#define CRC_DR_DR_Pos (0U)
5502#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
5503#define CRC_DR_DR CRC_DR_DR_Msk
5506/******************* Bit definition for CRC_IDR register ********************/
5507#define CRC_IDR_IDR_Pos (0U)
5508#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)
5509#define CRC_IDR_IDR CRC_IDR_IDR_Msk
5512/******************** Bit definition for CRC_CR register ********************/
5513#define CRC_CR_RESET_Pos (0U)
5514#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
5515#define CRC_CR_RESET CRC_CR_RESET_Msk
5517/******************************************************************************/
5518/* */
5519/* Crypto Processor */
5520/* */
5521/******************************************************************************/
5522/******************* Bits definition for CRYP_CR register ********************/
5523#define CRYP_CR_ALGODIR_Pos (2U)
5524#define CRYP_CR_ALGODIR_Msk (0x1UL << CRYP_CR_ALGODIR_Pos)
5525#define CRYP_CR_ALGODIR CRYP_CR_ALGODIR_Msk
5526
5527#define CRYP_CR_ALGOMODE_Pos (3U)
5528#define CRYP_CR_ALGOMODE_Msk (0x10007UL << CRYP_CR_ALGOMODE_Pos)
5529#define CRYP_CR_ALGOMODE CRYP_CR_ALGOMODE_Msk
5530#define CRYP_CR_ALGOMODE_0 (0x00001UL << CRYP_CR_ALGOMODE_Pos)
5531#define CRYP_CR_ALGOMODE_1 (0x00002UL << CRYP_CR_ALGOMODE_Pos)
5532#define CRYP_CR_ALGOMODE_2 (0x00004UL << CRYP_CR_ALGOMODE_Pos)
5533#define CRYP_CR_ALGOMODE_TDES_ECB 0x00000000U
5534#define CRYP_CR_ALGOMODE_TDES_CBC_Pos (3U)
5535#define CRYP_CR_ALGOMODE_TDES_CBC_Msk (0x1UL << CRYP_CR_ALGOMODE_TDES_CBC_Pos)
5536#define CRYP_CR_ALGOMODE_TDES_CBC CRYP_CR_ALGOMODE_TDES_CBC_Msk
5537#define CRYP_CR_ALGOMODE_DES_ECB_Pos (4U)
5538#define CRYP_CR_ALGOMODE_DES_ECB_Msk (0x1UL << CRYP_CR_ALGOMODE_DES_ECB_Pos)
5539#define CRYP_CR_ALGOMODE_DES_ECB CRYP_CR_ALGOMODE_DES_ECB_Msk
5540#define CRYP_CR_ALGOMODE_DES_CBC_Pos (3U)
5541#define CRYP_CR_ALGOMODE_DES_CBC_Msk (0x3UL << CRYP_CR_ALGOMODE_DES_CBC_Pos)
5542#define CRYP_CR_ALGOMODE_DES_CBC CRYP_CR_ALGOMODE_DES_CBC_Msk
5543#define CRYP_CR_ALGOMODE_AES_ECB_Pos (5U)
5544#define CRYP_CR_ALGOMODE_AES_ECB_Msk (0x1UL << CRYP_CR_ALGOMODE_AES_ECB_Pos)
5545#define CRYP_CR_ALGOMODE_AES_ECB CRYP_CR_ALGOMODE_AES_ECB_Msk
5546#define CRYP_CR_ALGOMODE_AES_CBC_Pos (3U)
5547#define CRYP_CR_ALGOMODE_AES_CBC_Msk (0x5UL << CRYP_CR_ALGOMODE_AES_CBC_Pos)
5548#define CRYP_CR_ALGOMODE_AES_CBC CRYP_CR_ALGOMODE_AES_CBC_Msk
5549#define CRYP_CR_ALGOMODE_AES_CTR_Pos (4U)
5550#define CRYP_CR_ALGOMODE_AES_CTR_Msk (0x3UL << CRYP_CR_ALGOMODE_AES_CTR_Pos)
5551#define CRYP_CR_ALGOMODE_AES_CTR CRYP_CR_ALGOMODE_AES_CTR_Msk
5552#define CRYP_CR_ALGOMODE_AES_KEY_Pos (3U)
5553#define CRYP_CR_ALGOMODE_AES_KEY_Msk (0x7UL << CRYP_CR_ALGOMODE_AES_KEY_Pos)
5554#define CRYP_CR_ALGOMODE_AES_KEY CRYP_CR_ALGOMODE_AES_KEY_Msk
5555
5556#define CRYP_CR_DATATYPE_Pos (6U)
5557#define CRYP_CR_DATATYPE_Msk (0x3UL << CRYP_CR_DATATYPE_Pos)
5558#define CRYP_CR_DATATYPE CRYP_CR_DATATYPE_Msk
5559#define CRYP_CR_DATATYPE_0 (0x1UL << CRYP_CR_DATATYPE_Pos)
5560#define CRYP_CR_DATATYPE_1 (0x2UL << CRYP_CR_DATATYPE_Pos)
5561#define CRYP_CR_KEYSIZE_Pos (8U)
5562#define CRYP_CR_KEYSIZE_Msk (0x3UL << CRYP_CR_KEYSIZE_Pos)
5563#define CRYP_CR_KEYSIZE CRYP_CR_KEYSIZE_Msk
5564#define CRYP_CR_KEYSIZE_0 (0x1UL << CRYP_CR_KEYSIZE_Pos)
5565#define CRYP_CR_KEYSIZE_1 (0x2UL << CRYP_CR_KEYSIZE_Pos)
5566#define CRYP_CR_FFLUSH_Pos (14U)
5567#define CRYP_CR_FFLUSH_Msk (0x1UL << CRYP_CR_FFLUSH_Pos)
5568#define CRYP_CR_FFLUSH CRYP_CR_FFLUSH_Msk
5569#define CRYP_CR_CRYPEN_Pos (15U)
5570#define CRYP_CR_CRYPEN_Msk (0x1UL << CRYP_CR_CRYPEN_Pos)
5571#define CRYP_CR_CRYPEN CRYP_CR_CRYPEN_Msk
5572
5573#define CRYP_CR_GCM_CCMPH_Pos (16U)
5574#define CRYP_CR_GCM_CCMPH_Msk (0x3UL << CRYP_CR_GCM_CCMPH_Pos)
5575#define CRYP_CR_GCM_CCMPH CRYP_CR_GCM_CCMPH_Msk
5576#define CRYP_CR_GCM_CCMPH_0 (0x1UL << CRYP_CR_GCM_CCMPH_Pos)
5577#define CRYP_CR_GCM_CCMPH_1 (0x2UL << CRYP_CR_GCM_CCMPH_Pos)
5578#define CRYP_CR_ALGOMODE_3 0x00080000U
5579
5580/****************** Bits definition for CRYP_SR register *********************/
5581#define CRYP_SR_IFEM_Pos (0U)
5582#define CRYP_SR_IFEM_Msk (0x1UL << CRYP_SR_IFEM_Pos)
5583#define CRYP_SR_IFEM CRYP_SR_IFEM_Msk
5584#define CRYP_SR_IFNF_Pos (1U)
5585#define CRYP_SR_IFNF_Msk (0x1UL << CRYP_SR_IFNF_Pos)
5586#define CRYP_SR_IFNF CRYP_SR_IFNF_Msk
5587#define CRYP_SR_OFNE_Pos (2U)
5588#define CRYP_SR_OFNE_Msk (0x1UL << CRYP_SR_OFNE_Pos)
5589#define CRYP_SR_OFNE CRYP_SR_OFNE_Msk
5590#define CRYP_SR_OFFU_Pos (3U)
5591#define CRYP_SR_OFFU_Msk (0x1UL << CRYP_SR_OFFU_Pos)
5592#define CRYP_SR_OFFU CRYP_SR_OFFU_Msk
5593#define CRYP_SR_BUSY_Pos (4U)
5594#define CRYP_SR_BUSY_Msk (0x1UL << CRYP_SR_BUSY_Pos)
5595#define CRYP_SR_BUSY CRYP_SR_BUSY_Msk
5596/****************** Bits definition for CRYP_DMACR register ******************/
5597#define CRYP_DMACR_DIEN_Pos (0U)
5598#define CRYP_DMACR_DIEN_Msk (0x1UL << CRYP_DMACR_DIEN_Pos)
5599#define CRYP_DMACR_DIEN CRYP_DMACR_DIEN_Msk
5600#define CRYP_DMACR_DOEN_Pos (1U)
5601#define CRYP_DMACR_DOEN_Msk (0x1UL << CRYP_DMACR_DOEN_Pos)
5602#define CRYP_DMACR_DOEN CRYP_DMACR_DOEN_Msk
5603/***************** Bits definition for CRYP_IMSCR register ******************/
5604#define CRYP_IMSCR_INIM_Pos (0U)
5605#define CRYP_IMSCR_INIM_Msk (0x1UL << CRYP_IMSCR_INIM_Pos)
5606#define CRYP_IMSCR_INIM CRYP_IMSCR_INIM_Msk
5607#define CRYP_IMSCR_OUTIM_Pos (1U)
5608#define CRYP_IMSCR_OUTIM_Msk (0x1UL << CRYP_IMSCR_OUTIM_Pos)
5609#define CRYP_IMSCR_OUTIM CRYP_IMSCR_OUTIM_Msk
5610/****************** Bits definition for CRYP_RISR register *******************/
5611#define CRYP_RISR_OUTRIS_Pos (0U)
5612#define CRYP_RISR_OUTRIS_Msk (0x1UL << CRYP_RISR_OUTRIS_Pos)
5613#define CRYP_RISR_OUTRIS CRYP_RISR_OUTRIS_Msk
5614#define CRYP_RISR_INRIS_Pos (1U)
5615#define CRYP_RISR_INRIS_Msk (0x1UL << CRYP_RISR_INRIS_Pos)
5616#define CRYP_RISR_INRIS CRYP_RISR_INRIS_Msk
5617/****************** Bits definition for CRYP_MISR register *******************/
5618#define CRYP_MISR_INMIS_Pos (0U)
5619#define CRYP_MISR_INMIS_Msk (0x1UL << CRYP_MISR_INMIS_Pos)
5620#define CRYP_MISR_INMIS CRYP_MISR_INMIS_Msk
5621#define CRYP_MISR_OUTMIS_Pos (1U)
5622#define CRYP_MISR_OUTMIS_Msk (0x1UL << CRYP_MISR_OUTMIS_Pos)
5623#define CRYP_MISR_OUTMIS CRYP_MISR_OUTMIS_Msk
5624
5625/******************************************************************************/
5626/* */
5627/* Digital to Analog Converter */
5628/* */
5629/******************************************************************************/
5630/*
5631 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
5632 */
5633#define DAC_CHANNEL2_SUPPORT
5634/******************** Bit definition for DAC_CR register ********************/
5635#define DAC_CR_EN1_Pos (0U)
5636#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)
5637#define DAC_CR_EN1 DAC_CR_EN1_Msk
5638#define DAC_CR_BOFF1_Pos (1U)
5639#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)
5640#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk
5641#define DAC_CR_TEN1_Pos (2U)
5642#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)
5643#define DAC_CR_TEN1 DAC_CR_TEN1_Msk
5645#define DAC_CR_TSEL1_Pos (3U)
5646#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)
5647#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk
5648#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)
5649#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)
5650#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)
5652#define DAC_CR_WAVE1_Pos (6U)
5653#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)
5654#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk
5655#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)
5656#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)
5658#define DAC_CR_MAMP1_Pos (8U)
5659#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)
5660#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk
5661#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)
5662#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)
5663#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)
5664#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)
5666#define DAC_CR_DMAEN1_Pos (12U)
5667#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)
5668#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk
5669#define DAC_CR_DMAUDRIE1_Pos (13U)
5670#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)
5671#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk
5672#define DAC_CR_EN2_Pos (16U)
5673#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)
5674#define DAC_CR_EN2 DAC_CR_EN2_Msk
5675#define DAC_CR_BOFF2_Pos (17U)
5676#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)
5677#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk
5678#define DAC_CR_TEN2_Pos (18U)
5679#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)
5680#define DAC_CR_TEN2 DAC_CR_TEN2_Msk
5682#define DAC_CR_TSEL2_Pos (19U)
5683#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)
5684#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk
5685#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)
5686#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)
5687#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)
5689#define DAC_CR_WAVE2_Pos (22U)
5690#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)
5691#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk
5692#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)
5693#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)
5695#define DAC_CR_MAMP2_Pos (24U)
5696#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)
5697#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk
5698#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)
5699#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)
5700#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)
5701#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)
5703#define DAC_CR_DMAEN2_Pos (28U)
5704#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)
5705#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk
5706#define DAC_CR_DMAUDRIE2_Pos (29U)
5707#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)
5708#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk
5710/***************** Bit definition for DAC_SWTRIGR register ******************/
5711#define DAC_SWTRIGR_SWTRIG1_Pos (0U)
5712#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
5713#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk
5714#define DAC_SWTRIGR_SWTRIG2_Pos (1U)
5715#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
5716#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk
5718/***************** Bit definition for DAC_DHR12R1 register ******************/
5719#define DAC_DHR12R1_DACC1DHR_Pos (0U)
5720#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
5721#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk
5723/***************** Bit definition for DAC_DHR12L1 register ******************/
5724#define DAC_DHR12L1_DACC1DHR_Pos (4U)
5725#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
5726#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk
5728/****************** Bit definition for DAC_DHR8R1 register ******************/
5729#define DAC_DHR8R1_DACC1DHR_Pos (0U)
5730#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
5731#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk
5733/***************** Bit definition for DAC_DHR12R2 register ******************/
5734#define DAC_DHR12R2_DACC2DHR_Pos (0U)
5735#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
5736#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk
5738/***************** Bit definition for DAC_DHR12L2 register ******************/
5739#define DAC_DHR12L2_DACC2DHR_Pos (4U)
5740#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
5741#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk
5743/****************** Bit definition for DAC_DHR8R2 register ******************/
5744#define DAC_DHR8R2_DACC2DHR_Pos (0U)
5745#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
5746#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk
5748/***************** Bit definition for DAC_DHR12RD register ******************/
5749#define DAC_DHR12RD_DACC1DHR_Pos (0U)
5750#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
5751#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk
5752#define DAC_DHR12RD_DACC2DHR_Pos (16U)
5753#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
5754#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk
5756/***************** Bit definition for DAC_DHR12LD register ******************/
5757#define DAC_DHR12LD_DACC1DHR_Pos (4U)
5758#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
5759#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk
5760#define DAC_DHR12LD_DACC2DHR_Pos (20U)
5761#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
5762#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk
5764/****************** Bit definition for DAC_DHR8RD register ******************/
5765#define DAC_DHR8RD_DACC1DHR_Pos (0U)
5766#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
5767#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk
5768#define DAC_DHR8RD_DACC2DHR_Pos (8U)
5769#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
5770#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk
5772/******************* Bit definition for DAC_DOR1 register *******************/
5773#define DAC_DOR1_DACC1DOR_Pos (0U)
5774#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
5775#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk
5777/******************* Bit definition for DAC_DOR2 register *******************/
5778#define DAC_DOR2_DACC2DOR_Pos (0U)
5779#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
5780#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk
5782/******************** Bit definition for DAC_SR register ********************/
5783#define DAC_SR_DMAUDR1_Pos (13U)
5784#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)
5785#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk
5786#define DAC_SR_DMAUDR2_Pos (29U)
5787#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)
5788#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk
5790/******************************************************************************/
5791/* */
5792/* DCMI */
5793/* */
5794/******************************************************************************/
5795/******************** Bits definition for DCMI_CR register ******************/
5796#define DCMI_CR_CAPTURE_Pos (0U)
5797#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)
5798#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk
5799#define DCMI_CR_CM_Pos (1U)
5800#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)
5801#define DCMI_CR_CM DCMI_CR_CM_Msk
5802#define DCMI_CR_CROP_Pos (2U)
5803#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)
5804#define DCMI_CR_CROP DCMI_CR_CROP_Msk
5805#define DCMI_CR_JPEG_Pos (3U)
5806#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)
5807#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk
5808#define DCMI_CR_ESS_Pos (4U)
5809#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)
5810#define DCMI_CR_ESS DCMI_CR_ESS_Msk
5811#define DCMI_CR_PCKPOL_Pos (5U)
5812#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)
5813#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk
5814#define DCMI_CR_HSPOL_Pos (6U)
5815#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)
5816#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk
5817#define DCMI_CR_VSPOL_Pos (7U)
5818#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)
5819#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk
5820#define DCMI_CR_FCRC_0 0x00000100U
5821#define DCMI_CR_FCRC_1 0x00000200U
5822#define DCMI_CR_EDM_0 0x00000400U
5823#define DCMI_CR_EDM_1 0x00000800U
5824#define DCMI_CR_ENABLE_Pos (14U)
5825#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)
5826#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk
5827
5828/******************** Bits definition for DCMI_SR register ******************/
5829#define DCMI_SR_HSYNC_Pos (0U)
5830#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)
5831#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk
5832#define DCMI_SR_VSYNC_Pos (1U)
5833#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)
5834#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk
5835#define DCMI_SR_FNE_Pos (2U)
5836#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)
5837#define DCMI_SR_FNE DCMI_SR_FNE_Msk
5838
5839/******************** Bits definition for DCMI_RIS register *****************/
5840#define DCMI_RIS_FRAME_RIS_Pos (0U)
5841#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)
5842#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk
5843#define DCMI_RIS_OVR_RIS_Pos (1U)
5844#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)
5845#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk
5846#define DCMI_RIS_ERR_RIS_Pos (2U)
5847#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)
5848#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk
5849#define DCMI_RIS_VSYNC_RIS_Pos (3U)
5850#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)
5851#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk
5852#define DCMI_RIS_LINE_RIS_Pos (4U)
5853#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)
5854#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk
5855/* Legacy defines */
5856#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS
5857#define DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS
5858#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS
5859#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS
5860#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS
5861#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS
5862
5863/******************** Bits definition for DCMI_IER register *****************/
5864#define DCMI_IER_FRAME_IE_Pos (0U)
5865#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)
5866#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk
5867#define DCMI_IER_OVR_IE_Pos (1U)
5868#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)
5869#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk
5870#define DCMI_IER_ERR_IE_Pos (2U)
5871#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)
5872#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk
5873#define DCMI_IER_VSYNC_IE_Pos (3U)
5874#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)
5875#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk
5876#define DCMI_IER_LINE_IE_Pos (4U)
5877#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)
5878#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk
5879/* Legacy defines */
5880#define DCMI_IER_OVF_IE DCMI_IER_OVR_IE
5881
5882/******************** Bits definition for DCMI_MIS register *****************/
5883#define DCMI_MIS_FRAME_MIS_Pos (0U)
5884#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)
5885#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk
5886#define DCMI_MIS_OVR_MIS_Pos (1U)
5887#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)
5888#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk
5889#define DCMI_MIS_ERR_MIS_Pos (2U)
5890#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)
5891#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk
5892#define DCMI_MIS_VSYNC_MIS_Pos (3U)
5893#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)
5894#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk
5895#define DCMI_MIS_LINE_MIS_Pos (4U)
5896#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)
5897#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk
5898
5899/* Legacy defines */
5900#define DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS
5901#define DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS
5902#define DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS
5903#define DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS
5904#define DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS
5905
5906/******************** Bits definition for DCMI_ICR register *****************/
5907#define DCMI_ICR_FRAME_ISC_Pos (0U)
5908#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)
5909#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk
5910#define DCMI_ICR_OVR_ISC_Pos (1U)
5911#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)
5912#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk
5913#define DCMI_ICR_ERR_ISC_Pos (2U)
5914#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)
5915#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk
5916#define DCMI_ICR_VSYNC_ISC_Pos (3U)
5917#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)
5918#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk
5919#define DCMI_ICR_LINE_ISC_Pos (4U)
5920#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)
5921#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk
5922
5923/* Legacy defines */
5924#define DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC
5925
5926/******************** Bits definition for DCMI_ESCR register ******************/
5927#define DCMI_ESCR_FSC_Pos (0U)
5928#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)
5929#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk
5930#define DCMI_ESCR_LSC_Pos (8U)
5931#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)
5932#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk
5933#define DCMI_ESCR_LEC_Pos (16U)
5934#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)
5935#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk
5936#define DCMI_ESCR_FEC_Pos (24U)
5937#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)
5938#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk
5939
5940/******************** Bits definition for DCMI_ESUR register ******************/
5941#define DCMI_ESUR_FSU_Pos (0U)
5942#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)
5943#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk
5944#define DCMI_ESUR_LSU_Pos (8U)
5945#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)
5946#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk
5947#define DCMI_ESUR_LEU_Pos (16U)
5948#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)
5949#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk
5950#define DCMI_ESUR_FEU_Pos (24U)
5951#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)
5952#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk
5953
5954/******************** Bits definition for DCMI_CWSTRT register ******************/
5955#define DCMI_CWSTRT_HOFFCNT_Pos (0U)
5956#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)
5957#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk
5958#define DCMI_CWSTRT_VST_Pos (16U)
5959#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)
5960#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk
5961
5962/******************** Bits definition for DCMI_CWSIZE register ******************/
5963#define DCMI_CWSIZE_CAPCNT_Pos (0U)
5964#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)
5965#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk
5966#define DCMI_CWSIZE_VLINE_Pos (16U)
5967#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)
5968#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk
5969
5970/******************** Bits definition for DCMI_DR register *********************/
5971#define DCMI_DR_BYTE0_Pos (0U)
5972#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)
5973#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk
5974#define DCMI_DR_BYTE1_Pos (8U)
5975#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)
5976#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk
5977#define DCMI_DR_BYTE2_Pos (16U)
5978#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)
5979#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk
5980#define DCMI_DR_BYTE3_Pos (24U)
5981#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)
5982#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk
5983
5984/******************************************************************************/
5985/* */
5986/* DMA Controller */
5987/* */
5988/******************************************************************************/
5989/******************** Bits definition for DMA_SxCR register *****************/
5990#define DMA_SxCR_CHSEL_Pos (25U)
5991#define DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos)
5992#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
5993#define DMA_SxCR_CHSEL_0 0x02000000U
5994#define DMA_SxCR_CHSEL_1 0x04000000U
5995#define DMA_SxCR_CHSEL_2 0x08000000U
5996#define DMA_SxCR_MBURST_Pos (23U)
5997#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)
5998#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
5999#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)
6000#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)
6001#define DMA_SxCR_PBURST_Pos (21U)
6002#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)
6003#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
6004#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)
6005#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)
6006#define DMA_SxCR_CT_Pos (19U)
6007#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)
6008#define DMA_SxCR_CT DMA_SxCR_CT_Msk
6009#define DMA_SxCR_DBM_Pos (18U)
6010#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)
6011#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
6012#define DMA_SxCR_PL_Pos (16U)
6013#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)
6014#define DMA_SxCR_PL DMA_SxCR_PL_Msk
6015#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)
6016#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)
6017#define DMA_SxCR_PINCOS_Pos (15U)
6018#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)
6019#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
6020#define DMA_SxCR_MSIZE_Pos (13U)
6021#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)
6022#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
6023#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)
6024#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)
6025#define DMA_SxCR_PSIZE_Pos (11U)
6026#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)
6027#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
6028#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)
6029#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)
6030#define DMA_SxCR_MINC_Pos (10U)
6031#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)
6032#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
6033#define DMA_SxCR_PINC_Pos (9U)
6034#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)
6035#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
6036#define DMA_SxCR_CIRC_Pos (8U)
6037#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)
6038#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
6039#define DMA_SxCR_DIR_Pos (6U)
6040#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)
6041#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
6042#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)
6043#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)
6044#define DMA_SxCR_PFCTRL_Pos (5U)
6045#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)
6046#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
6047#define DMA_SxCR_TCIE_Pos (4U)
6048#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)
6049#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
6050#define DMA_SxCR_HTIE_Pos (3U)
6051#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)
6052#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
6053#define DMA_SxCR_TEIE_Pos (2U)
6054#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)
6055#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
6056#define DMA_SxCR_DMEIE_Pos (1U)
6057#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)
6058#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
6059#define DMA_SxCR_EN_Pos (0U)
6060#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)
6061#define DMA_SxCR_EN DMA_SxCR_EN_Msk
6062
6063/* Legacy defines */
6064#define DMA_SxCR_ACK_Pos (20U)
6065#define DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos)
6066#define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
6067
6068/******************** Bits definition for DMA_SxCNDTR register **************/
6069#define DMA_SxNDT_Pos (0U)
6070#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)
6071#define DMA_SxNDT DMA_SxNDT_Msk
6072#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)
6073#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)
6074#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)
6075#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)
6076#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)
6077#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)
6078#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)
6079#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)
6080#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)
6081#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)
6082#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)
6083#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)
6084#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)
6085#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)
6086#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)
6087#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)
6089/******************** Bits definition for DMA_SxFCR register ****************/
6090#define DMA_SxFCR_FEIE_Pos (7U)
6091#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)
6092#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
6093#define DMA_SxFCR_FS_Pos (3U)
6094#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)
6095#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
6096#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)
6097#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)
6098#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)
6099#define DMA_SxFCR_DMDIS_Pos (2U)
6100#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)
6101#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
6102#define DMA_SxFCR_FTH_Pos (0U)
6103#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)
6104#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
6105#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)
6106#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)
6108/******************** Bits definition for DMA_LISR register *****************/
6109#define DMA_LISR_TCIF3_Pos (27U)
6110#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)
6111#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
6112#define DMA_LISR_HTIF3_Pos (26U)
6113#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)
6114#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
6115#define DMA_LISR_TEIF3_Pos (25U)
6116#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)
6117#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
6118#define DMA_LISR_DMEIF3_Pos (24U)
6119#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)
6120#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
6121#define DMA_LISR_FEIF3_Pos (22U)
6122#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)
6123#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
6124#define DMA_LISR_TCIF2_Pos (21U)
6125#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)
6126#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
6127#define DMA_LISR_HTIF2_Pos (20U)
6128#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)
6129#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
6130#define DMA_LISR_TEIF2_Pos (19U)
6131#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)
6132#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
6133#define DMA_LISR_DMEIF2_Pos (18U)
6134#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)
6135#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
6136#define DMA_LISR_FEIF2_Pos (16U)
6137#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)
6138#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
6139#define DMA_LISR_TCIF1_Pos (11U)
6140#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)
6141#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
6142#define DMA_LISR_HTIF1_Pos (10U)
6143#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)
6144#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
6145#define DMA_LISR_TEIF1_Pos (9U)
6146#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)
6147#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
6148#define DMA_LISR_DMEIF1_Pos (8U)
6149#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)
6150#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
6151#define DMA_LISR_FEIF1_Pos (6U)
6152#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)
6153#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
6154#define DMA_LISR_TCIF0_Pos (5U)
6155#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)
6156#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
6157#define DMA_LISR_HTIF0_Pos (4U)
6158#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)
6159#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
6160#define DMA_LISR_TEIF0_Pos (3U)
6161#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)
6162#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
6163#define DMA_LISR_DMEIF0_Pos (2U)
6164#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)
6165#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
6166#define DMA_LISR_FEIF0_Pos (0U)
6167#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)
6168#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
6169
6170/******************** Bits definition for DMA_HISR register *****************/
6171#define DMA_HISR_TCIF7_Pos (27U)
6172#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)
6173#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
6174#define DMA_HISR_HTIF7_Pos (26U)
6175#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)
6176#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
6177#define DMA_HISR_TEIF7_Pos (25U)
6178#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)
6179#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
6180#define DMA_HISR_DMEIF7_Pos (24U)
6181#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)
6182#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
6183#define DMA_HISR_FEIF7_Pos (22U)
6184#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)
6185#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
6186#define DMA_HISR_TCIF6_Pos (21U)
6187#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)
6188#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
6189#define DMA_HISR_HTIF6_Pos (20U)
6190#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)
6191#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
6192#define DMA_HISR_TEIF6_Pos (19U)
6193#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)
6194#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
6195#define DMA_HISR_DMEIF6_Pos (18U)
6196#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)
6197#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
6198#define DMA_HISR_FEIF6_Pos (16U)
6199#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)
6200#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
6201#define DMA_HISR_TCIF5_Pos (11U)
6202#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)
6203#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
6204#define DMA_HISR_HTIF5_Pos (10U)
6205#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)
6206#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
6207#define DMA_HISR_TEIF5_Pos (9U)
6208#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)
6209#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
6210#define DMA_HISR_DMEIF5_Pos (8U)
6211#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)
6212#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
6213#define DMA_HISR_FEIF5_Pos (6U)
6214#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)
6215#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
6216#define DMA_HISR_TCIF4_Pos (5U)
6217#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)
6218#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
6219#define DMA_HISR_HTIF4_Pos (4U)
6220#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)
6221#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
6222#define DMA_HISR_TEIF4_Pos (3U)
6223#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)
6224#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
6225#define DMA_HISR_DMEIF4_Pos (2U)
6226#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)
6227#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
6228#define DMA_HISR_FEIF4_Pos (0U)
6229#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)
6230#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
6231
6232/******************** Bits definition for DMA_LIFCR register ****************/
6233#define DMA_LIFCR_CTCIF3_Pos (27U)
6234#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)
6235#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
6236#define DMA_LIFCR_CHTIF3_Pos (26U)
6237#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)
6238#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
6239#define DMA_LIFCR_CTEIF3_Pos (25U)
6240#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)
6241#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
6242#define DMA_LIFCR_CDMEIF3_Pos (24U)
6243#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)
6244#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
6245#define DMA_LIFCR_CFEIF3_Pos (22U)
6246#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)
6247#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
6248#define DMA_LIFCR_CTCIF2_Pos (21U)
6249#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)
6250#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
6251#define DMA_LIFCR_CHTIF2_Pos (20U)
6252#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)
6253#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
6254#define DMA_LIFCR_CTEIF2_Pos (19U)
6255#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)
6256#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
6257#define DMA_LIFCR_CDMEIF2_Pos (18U)
6258#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)
6259#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
6260#define DMA_LIFCR_CFEIF2_Pos (16U)
6261#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)
6262#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
6263#define DMA_LIFCR_CTCIF1_Pos (11U)
6264#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)
6265#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
6266#define DMA_LIFCR_CHTIF1_Pos (10U)
6267#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)
6268#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
6269#define DMA_LIFCR_CTEIF1_Pos (9U)
6270#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)
6271#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
6272#define DMA_LIFCR_CDMEIF1_Pos (8U)
6273#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)
6274#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
6275#define DMA_LIFCR_CFEIF1_Pos (6U)
6276#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)
6277#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
6278#define DMA_LIFCR_CTCIF0_Pos (5U)
6279#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)
6280#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
6281#define DMA_LIFCR_CHTIF0_Pos (4U)
6282#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)
6283#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
6284#define DMA_LIFCR_CTEIF0_Pos (3U)
6285#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)
6286#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
6287#define DMA_LIFCR_CDMEIF0_Pos (2U)
6288#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)
6289#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
6290#define DMA_LIFCR_CFEIF0_Pos (0U)
6291#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)
6292#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
6293
6294/******************** Bits definition for DMA_HIFCR register ****************/
6295#define DMA_HIFCR_CTCIF7_Pos (27U)
6296#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)
6297#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
6298#define DMA_HIFCR_CHTIF7_Pos (26U)
6299#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)
6300#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
6301#define DMA_HIFCR_CTEIF7_Pos (25U)
6302#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)
6303#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
6304#define DMA_HIFCR_CDMEIF7_Pos (24U)
6305#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)
6306#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
6307#define DMA_HIFCR_CFEIF7_Pos (22U)
6308#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)
6309#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
6310#define DMA_HIFCR_CTCIF6_Pos (21U)
6311#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)
6312#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
6313#define DMA_HIFCR_CHTIF6_Pos (20U)
6314#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)
6315#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
6316#define DMA_HIFCR_CTEIF6_Pos (19U)
6317#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)
6318#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
6319#define DMA_HIFCR_CDMEIF6_Pos (18U)
6320#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)
6321#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
6322#define DMA_HIFCR_CFEIF6_Pos (16U)
6323#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)
6324#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
6325#define DMA_HIFCR_CTCIF5_Pos (11U)
6326#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)
6327#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
6328#define DMA_HIFCR_CHTIF5_Pos (10U)
6329#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)
6330#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
6331#define DMA_HIFCR_CTEIF5_Pos (9U)
6332#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)
6333#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
6334#define DMA_HIFCR_CDMEIF5_Pos (8U)
6335#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)
6336#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
6337#define DMA_HIFCR_CFEIF5_Pos (6U)
6338#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)
6339#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
6340#define DMA_HIFCR_CTCIF4_Pos (5U)
6341#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)
6342#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
6343#define DMA_HIFCR_CHTIF4_Pos (4U)
6344#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)
6345#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
6346#define DMA_HIFCR_CTEIF4_Pos (3U)
6347#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)
6348#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
6349#define DMA_HIFCR_CDMEIF4_Pos (2U)
6350#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)
6351#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
6352#define DMA_HIFCR_CFEIF4_Pos (0U)
6353#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)
6354#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
6355
6356/****************** Bit definition for DMA_SxPAR register ********************/
6357#define DMA_SxPAR_PA_Pos (0U)
6358#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)
6359#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk
6361/****************** Bit definition for DMA_SxM0AR register ********************/
6362#define DMA_SxM0AR_M0A_Pos (0U)
6363#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)
6364#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk
6366/****************** Bit definition for DMA_SxM1AR register ********************/
6367#define DMA_SxM1AR_M1A_Pos (0U)
6368#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)
6369#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk
6372/******************************************************************************/
6373/* */
6374/* External Interrupt/Event Controller */
6375/* */
6376/******************************************************************************/
6377/******************* Bit definition for EXTI_IMR register *******************/
6378#define EXTI_IMR_MR0_Pos (0U)
6379#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)
6380#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk
6381#define EXTI_IMR_MR1_Pos (1U)
6382#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)
6383#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk
6384#define EXTI_IMR_MR2_Pos (2U)
6385#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)
6386#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk
6387#define EXTI_IMR_MR3_Pos (3U)
6388#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)
6389#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk
6390#define EXTI_IMR_MR4_Pos (4U)
6391#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)
6392#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk
6393#define EXTI_IMR_MR5_Pos (5U)
6394#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)
6395#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk
6396#define EXTI_IMR_MR6_Pos (6U)
6397#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)
6398#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk
6399#define EXTI_IMR_MR7_Pos (7U)
6400#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)
6401#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk
6402#define EXTI_IMR_MR8_Pos (8U)
6403#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)
6404#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk
6405#define EXTI_IMR_MR9_Pos (9U)
6406#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)
6407#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk
6408#define EXTI_IMR_MR10_Pos (10U)
6409#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)
6410#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk
6411#define EXTI_IMR_MR11_Pos (11U)
6412#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)
6413#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk
6414#define EXTI_IMR_MR12_Pos (12U)
6415#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)
6416#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk
6417#define EXTI_IMR_MR13_Pos (13U)
6418#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)
6419#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk
6420#define EXTI_IMR_MR14_Pos (14U)
6421#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)
6422#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk
6423#define EXTI_IMR_MR15_Pos (15U)
6424#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)
6425#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk
6426#define EXTI_IMR_MR16_Pos (16U)
6427#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)
6428#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk
6429#define EXTI_IMR_MR17_Pos (17U)
6430#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)
6431#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk
6432#define EXTI_IMR_MR18_Pos (18U)
6433#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)
6434#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk
6435#define EXTI_IMR_MR19_Pos (19U)
6436#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)
6437#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk
6438#define EXTI_IMR_MR20_Pos (20U)
6439#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)
6440#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk
6441#define EXTI_IMR_MR21_Pos (21U)
6442#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)
6443#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk
6444#define EXTI_IMR_MR22_Pos (22U)
6445#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)
6446#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk
6448/* Reference Defines */
6449#define EXTI_IMR_IM0 EXTI_IMR_MR0
6450#define EXTI_IMR_IM1 EXTI_IMR_MR1
6451#define EXTI_IMR_IM2 EXTI_IMR_MR2
6452#define EXTI_IMR_IM3 EXTI_IMR_MR3
6453#define EXTI_IMR_IM4 EXTI_IMR_MR4
6454#define EXTI_IMR_IM5 EXTI_IMR_MR5
6455#define EXTI_IMR_IM6 EXTI_IMR_MR6
6456#define EXTI_IMR_IM7 EXTI_IMR_MR7
6457#define EXTI_IMR_IM8 EXTI_IMR_MR8
6458#define EXTI_IMR_IM9 EXTI_IMR_MR9
6459#define EXTI_IMR_IM10 EXTI_IMR_MR10
6460#define EXTI_IMR_IM11 EXTI_IMR_MR11
6461#define EXTI_IMR_IM12 EXTI_IMR_MR12
6462#define EXTI_IMR_IM13 EXTI_IMR_MR13
6463#define EXTI_IMR_IM14 EXTI_IMR_MR14
6464#define EXTI_IMR_IM15 EXTI_IMR_MR15
6465#define EXTI_IMR_IM16 EXTI_IMR_MR16
6466#define EXTI_IMR_IM17 EXTI_IMR_MR17
6467#define EXTI_IMR_IM18 EXTI_IMR_MR18
6468#define EXTI_IMR_IM19 EXTI_IMR_MR19
6469#define EXTI_IMR_IM20 EXTI_IMR_MR20
6470#define EXTI_IMR_IM21 EXTI_IMR_MR21
6471#define EXTI_IMR_IM22 EXTI_IMR_MR22
6472#define EXTI_IMR_IM_Pos (0U)
6473#define EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos)
6474#define EXTI_IMR_IM EXTI_IMR_IM_Msk
6476/******************* Bit definition for EXTI_EMR register *******************/
6477#define EXTI_EMR_MR0_Pos (0U)
6478#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)
6479#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk
6480#define EXTI_EMR_MR1_Pos (1U)
6481#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)
6482#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk
6483#define EXTI_EMR_MR2_Pos (2U)
6484#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)
6485#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk
6486#define EXTI_EMR_MR3_Pos (3U)
6487#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)
6488#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk
6489#define EXTI_EMR_MR4_Pos (4U)
6490#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)
6491#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk
6492#define EXTI_EMR_MR5_Pos (5U)
6493#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)
6494#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk
6495#define EXTI_EMR_MR6_Pos (6U)
6496#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)
6497#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk
6498#define EXTI_EMR_MR7_Pos (7U)
6499#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)
6500#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk
6501#define EXTI_EMR_MR8_Pos (8U)
6502#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)
6503#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk
6504#define EXTI_EMR_MR9_Pos (9U)
6505#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)
6506#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk
6507#define EXTI_EMR_MR10_Pos (10U)
6508#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)
6509#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk
6510#define EXTI_EMR_MR11_Pos (11U)
6511#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)
6512#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk
6513#define EXTI_EMR_MR12_Pos (12U)
6514#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)
6515#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk
6516#define EXTI_EMR_MR13_Pos (13U)
6517#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)
6518#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk
6519#define EXTI_EMR_MR14_Pos (14U)
6520#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)
6521#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk
6522#define EXTI_EMR_MR15_Pos (15U)
6523#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)
6524#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk
6525#define EXTI_EMR_MR16_Pos (16U)
6526#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)
6527#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk
6528#define EXTI_EMR_MR17_Pos (17U)
6529#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)
6530#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk
6531#define EXTI_EMR_MR18_Pos (18U)
6532#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)
6533#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk
6534#define EXTI_EMR_MR19_Pos (19U)
6535#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)
6536#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk
6537#define EXTI_EMR_MR20_Pos (20U)
6538#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)
6539#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk
6540#define EXTI_EMR_MR21_Pos (21U)
6541#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)
6542#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk
6543#define EXTI_EMR_MR22_Pos (22U)
6544#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)
6545#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk
6547/* Reference Defines */
6548#define EXTI_EMR_EM0 EXTI_EMR_MR0
6549#define EXTI_EMR_EM1 EXTI_EMR_MR1
6550#define EXTI_EMR_EM2 EXTI_EMR_MR2
6551#define EXTI_EMR_EM3 EXTI_EMR_MR3
6552#define EXTI_EMR_EM4 EXTI_EMR_MR4
6553#define EXTI_EMR_EM5 EXTI_EMR_MR5
6554#define EXTI_EMR_EM6 EXTI_EMR_MR6
6555#define EXTI_EMR_EM7 EXTI_EMR_MR7
6556#define EXTI_EMR_EM8 EXTI_EMR_MR8
6557#define EXTI_EMR_EM9 EXTI_EMR_MR9
6558#define EXTI_EMR_EM10 EXTI_EMR_MR10
6559#define EXTI_EMR_EM11 EXTI_EMR_MR11
6560#define EXTI_EMR_EM12 EXTI_EMR_MR12
6561#define EXTI_EMR_EM13 EXTI_EMR_MR13
6562#define EXTI_EMR_EM14 EXTI_EMR_MR14
6563#define EXTI_EMR_EM15 EXTI_EMR_MR15
6564#define EXTI_EMR_EM16 EXTI_EMR_MR16
6565#define EXTI_EMR_EM17 EXTI_EMR_MR17
6566#define EXTI_EMR_EM18 EXTI_EMR_MR18
6567#define EXTI_EMR_EM19 EXTI_EMR_MR19
6568#define EXTI_EMR_EM20 EXTI_EMR_MR20
6569#define EXTI_EMR_EM21 EXTI_EMR_MR21
6570#define EXTI_EMR_EM22 EXTI_EMR_MR22
6571
6572/****************** Bit definition for EXTI_RTSR register *******************/
6573#define EXTI_RTSR_TR0_Pos (0U)
6574#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)
6575#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk
6576#define EXTI_RTSR_TR1_Pos (1U)
6577#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)
6578#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk
6579#define EXTI_RTSR_TR2_Pos (2U)
6580#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)
6581#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk
6582#define EXTI_RTSR_TR3_Pos (3U)
6583#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)
6584#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk
6585#define EXTI_RTSR_TR4_Pos (4U)
6586#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)
6587#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk
6588#define EXTI_RTSR_TR5_Pos (5U)
6589#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)
6590#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk
6591#define EXTI_RTSR_TR6_Pos (6U)
6592#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)
6593#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk
6594#define EXTI_RTSR_TR7_Pos (7U)
6595#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)
6596#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk
6597#define EXTI_RTSR_TR8_Pos (8U)
6598#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)
6599#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk
6600#define EXTI_RTSR_TR9_Pos (9U)
6601#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)
6602#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk
6603#define EXTI_RTSR_TR10_Pos (10U)
6604#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)
6605#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk
6606#define EXTI_RTSR_TR11_Pos (11U)
6607#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)
6608#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk
6609#define EXTI_RTSR_TR12_Pos (12U)
6610#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)
6611#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk
6612#define EXTI_RTSR_TR13_Pos (13U)
6613#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)
6614#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk
6615#define EXTI_RTSR_TR14_Pos (14U)
6616#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)
6617#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk
6618#define EXTI_RTSR_TR15_Pos (15U)
6619#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)
6620#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk
6621#define EXTI_RTSR_TR16_Pos (16U)
6622#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)
6623#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk
6624#define EXTI_RTSR_TR17_Pos (17U)
6625#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)
6626#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk
6627#define EXTI_RTSR_TR18_Pos (18U)
6628#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)
6629#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk
6630#define EXTI_RTSR_TR19_Pos (19U)
6631#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)
6632#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk
6633#define EXTI_RTSR_TR20_Pos (20U)
6634#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)
6635#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk
6636#define EXTI_RTSR_TR21_Pos (21U)
6637#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)
6638#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk
6639#define EXTI_RTSR_TR22_Pos (22U)
6640#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)
6641#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk
6643/****************** Bit definition for EXTI_FTSR register *******************/
6644#define EXTI_FTSR_TR0_Pos (0U)
6645#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)
6646#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk
6647#define EXTI_FTSR_TR1_Pos (1U)
6648#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)
6649#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk
6650#define EXTI_FTSR_TR2_Pos (2U)
6651#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)
6652#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk
6653#define EXTI_FTSR_TR3_Pos (3U)
6654#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)
6655#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk
6656#define EXTI_FTSR_TR4_Pos (4U)
6657#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)
6658#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk
6659#define EXTI_FTSR_TR5_Pos (5U)
6660#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)
6661#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk
6662#define EXTI_FTSR_TR6_Pos (6U)
6663#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)
6664#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk
6665#define EXTI_FTSR_TR7_Pos (7U)
6666#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)
6667#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk
6668#define EXTI_FTSR_TR8_Pos (8U)
6669#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)
6670#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk
6671#define EXTI_FTSR_TR9_Pos (9U)
6672#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)
6673#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk
6674#define EXTI_FTSR_TR10_Pos (10U)
6675#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)
6676#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk
6677#define EXTI_FTSR_TR11_Pos (11U)
6678#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)
6679#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk
6680#define EXTI_FTSR_TR12_Pos (12U)
6681#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)
6682#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk
6683#define EXTI_FTSR_TR13_Pos (13U)
6684#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)
6685#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk
6686#define EXTI_FTSR_TR14_Pos (14U)
6687#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)
6688#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk
6689#define EXTI_FTSR_TR15_Pos (15U)
6690#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)
6691#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk
6692#define EXTI_FTSR_TR16_Pos (16U)
6693#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)
6694#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk
6695#define EXTI_FTSR_TR17_Pos (17U)
6696#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)
6697#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk
6698#define EXTI_FTSR_TR18_Pos (18U)
6699#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)
6700#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk
6701#define EXTI_FTSR_TR19_Pos (19U)
6702#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)
6703#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk
6704#define EXTI_FTSR_TR20_Pos (20U)
6705#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)
6706#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk
6707#define EXTI_FTSR_TR21_Pos (21U)
6708#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)
6709#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk
6710#define EXTI_FTSR_TR22_Pos (22U)
6711#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)
6712#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk
6714/****************** Bit definition for EXTI_SWIER register ******************/
6715#define EXTI_SWIER_SWIER0_Pos (0U)
6716#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)
6717#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk
6718#define EXTI_SWIER_SWIER1_Pos (1U)
6719#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)
6720#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk
6721#define EXTI_SWIER_SWIER2_Pos (2U)
6722#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)
6723#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk
6724#define EXTI_SWIER_SWIER3_Pos (3U)
6725#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)
6726#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk
6727#define EXTI_SWIER_SWIER4_Pos (4U)
6728#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)
6729#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk
6730#define EXTI_SWIER_SWIER5_Pos (5U)
6731#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)
6732#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk
6733#define EXTI_SWIER_SWIER6_Pos (6U)
6734#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)
6735#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk
6736#define EXTI_SWIER_SWIER7_Pos (7U)
6737#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)
6738#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk
6739#define EXTI_SWIER_SWIER8_Pos (8U)
6740#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)
6741#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk
6742#define EXTI_SWIER_SWIER9_Pos (9U)
6743#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)
6744#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk
6745#define EXTI_SWIER_SWIER10_Pos (10U)
6746#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)
6747#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk
6748#define EXTI_SWIER_SWIER11_Pos (11U)
6749#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)
6750#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk
6751#define EXTI_SWIER_SWIER12_Pos (12U)
6752#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)
6753#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk
6754#define EXTI_SWIER_SWIER13_Pos (13U)
6755#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)
6756#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk
6757#define EXTI_SWIER_SWIER14_Pos (14U)
6758#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)
6759#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk
6760#define EXTI_SWIER_SWIER15_Pos (15U)
6761#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)
6762#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk
6763#define EXTI_SWIER_SWIER16_Pos (16U)
6764#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)
6765#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk
6766#define EXTI_SWIER_SWIER17_Pos (17U)
6767#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)
6768#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk
6769#define EXTI_SWIER_SWIER18_Pos (18U)
6770#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)
6771#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk
6772#define EXTI_SWIER_SWIER19_Pos (19U)
6773#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)
6774#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk
6775#define EXTI_SWIER_SWIER20_Pos (20U)
6776#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)
6777#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk
6778#define EXTI_SWIER_SWIER21_Pos (21U)
6779#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)
6780#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk
6781#define EXTI_SWIER_SWIER22_Pos (22U)
6782#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)
6783#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk
6785/******************* Bit definition for EXTI_PR register ********************/
6786#define EXTI_PR_PR0_Pos (0U)
6787#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)
6788#define EXTI_PR_PR0 EXTI_PR_PR0_Msk
6789#define EXTI_PR_PR1_Pos (1U)
6790#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)
6791#define EXTI_PR_PR1 EXTI_PR_PR1_Msk
6792#define EXTI_PR_PR2_Pos (2U)
6793#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)
6794#define EXTI_PR_PR2 EXTI_PR_PR2_Msk
6795#define EXTI_PR_PR3_Pos (3U)
6796#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)
6797#define EXTI_PR_PR3 EXTI_PR_PR3_Msk
6798#define EXTI_PR_PR4_Pos (4U)
6799#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)
6800#define EXTI_PR_PR4 EXTI_PR_PR4_Msk
6801#define EXTI_PR_PR5_Pos (5U)
6802#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)
6803#define EXTI_PR_PR5 EXTI_PR_PR5_Msk
6804#define EXTI_PR_PR6_Pos (6U)
6805#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)
6806#define EXTI_PR_PR6 EXTI_PR_PR6_Msk
6807#define EXTI_PR_PR7_Pos (7U)
6808#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)
6809#define EXTI_PR_PR7 EXTI_PR_PR7_Msk
6810#define EXTI_PR_PR8_Pos (8U)
6811#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)
6812#define EXTI_PR_PR8 EXTI_PR_PR8_Msk
6813#define EXTI_PR_PR9_Pos (9U)
6814#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)
6815#define EXTI_PR_PR9 EXTI_PR_PR9_Msk
6816#define EXTI_PR_PR10_Pos (10U)
6817#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)
6818#define EXTI_PR_PR10 EXTI_PR_PR10_Msk
6819#define EXTI_PR_PR11_Pos (11U)
6820#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)
6821#define EXTI_PR_PR11 EXTI_PR_PR11_Msk
6822#define EXTI_PR_PR12_Pos (12U)
6823#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)
6824#define EXTI_PR_PR12 EXTI_PR_PR12_Msk
6825#define EXTI_PR_PR13_Pos (13U)
6826#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)
6827#define EXTI_PR_PR13 EXTI_PR_PR13_Msk
6828#define EXTI_PR_PR14_Pos (14U)
6829#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)
6830#define EXTI_PR_PR14 EXTI_PR_PR14_Msk
6831#define EXTI_PR_PR15_Pos (15U)
6832#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)
6833#define EXTI_PR_PR15 EXTI_PR_PR15_Msk
6834#define EXTI_PR_PR16_Pos (16U)
6835#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)
6836#define EXTI_PR_PR16 EXTI_PR_PR16_Msk
6837#define EXTI_PR_PR17_Pos (17U)
6838#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)
6839#define EXTI_PR_PR17 EXTI_PR_PR17_Msk
6840#define EXTI_PR_PR18_Pos (18U)
6841#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)
6842#define EXTI_PR_PR18 EXTI_PR_PR18_Msk
6843#define EXTI_PR_PR19_Pos (19U)
6844#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)
6845#define EXTI_PR_PR19 EXTI_PR_PR19_Msk
6846#define EXTI_PR_PR20_Pos (20U)
6847#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)
6848#define EXTI_PR_PR20 EXTI_PR_PR20_Msk
6849#define EXTI_PR_PR21_Pos (21U)
6850#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)
6851#define EXTI_PR_PR21 EXTI_PR_PR21_Msk
6852#define EXTI_PR_PR22_Pos (22U)
6853#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)
6854#define EXTI_PR_PR22 EXTI_PR_PR22_Msk
6856/******************************************************************************/
6857/* */
6858/* FLASH */
6859/* */
6860/******************************************************************************/
6861/******************* Bits definition for FLASH_ACR register *****************/
6862#define FLASH_ACR_LATENCY_Pos (0U)
6863#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos)
6864#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
6865#define FLASH_ACR_LATENCY_0WS 0x00000000U
6866#define FLASH_ACR_LATENCY_1WS 0x00000001U
6867#define FLASH_ACR_LATENCY_2WS 0x00000002U
6868#define FLASH_ACR_LATENCY_3WS 0x00000003U
6869#define FLASH_ACR_LATENCY_4WS 0x00000004U
6870#define FLASH_ACR_LATENCY_5WS 0x00000005U
6871#define FLASH_ACR_LATENCY_6WS 0x00000006U
6872#define FLASH_ACR_LATENCY_7WS 0x00000007U
6873
6874
6875#define FLASH_ACR_PRFTEN_Pos (8U)
6876#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)
6877#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
6878#define FLASH_ACR_ICEN_Pos (9U)
6879#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos)
6880#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
6881#define FLASH_ACR_DCEN_Pos (10U)
6882#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos)
6883#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
6884#define FLASH_ACR_ICRST_Pos (11U)
6885#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos)
6886#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
6887#define FLASH_ACR_DCRST_Pos (12U)
6888#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos)
6889#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
6890#define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
6891#define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos)
6892#define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
6893#define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
6894#define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos)
6895#define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
6896
6897/******************* Bits definition for FLASH_SR register ******************/
6898#define FLASH_SR_EOP_Pos (0U)
6899#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
6900#define FLASH_SR_EOP FLASH_SR_EOP_Msk
6901#define FLASH_SR_SOP_Pos (1U)
6902#define FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos)
6903#define FLASH_SR_SOP FLASH_SR_SOP_Msk
6904#define FLASH_SR_WRPERR_Pos (4U)
6905#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
6906#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
6907#define FLASH_SR_PGAERR_Pos (5U)
6908#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)
6909#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
6910#define FLASH_SR_PGPERR_Pos (6U)
6911#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)
6912#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
6913#define FLASH_SR_PGSERR_Pos (7U)
6914#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos)
6915#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
6916#define FLASH_SR_BSY_Pos (16U)
6917#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
6918#define FLASH_SR_BSY FLASH_SR_BSY_Msk
6919
6920/******************* Bits definition for FLASH_CR register ******************/
6921#define FLASH_CR_PG_Pos (0U)
6922#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
6923#define FLASH_CR_PG FLASH_CR_PG_Msk
6924#define FLASH_CR_SER_Pos (1U)
6925#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)
6926#define FLASH_CR_SER FLASH_CR_SER_Msk
6927#define FLASH_CR_MER_Pos (2U)
6928#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)
6929#define FLASH_CR_MER FLASH_CR_MER_Msk
6930#define FLASH_CR_SNB_Pos (3U)
6931#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)
6932#define FLASH_CR_SNB FLASH_CR_SNB_Msk
6933#define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos)
6934#define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos)
6935#define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos)
6936#define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos)
6937#define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos)
6938#define FLASH_CR_PSIZE_Pos (8U)
6939#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)
6940#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
6941#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)
6942#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)
6943#define FLASH_CR_STRT_Pos (16U)
6944#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)
6945#define FLASH_CR_STRT FLASH_CR_STRT_Msk
6946#define FLASH_CR_EOPIE_Pos (24U)
6947#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
6948#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
6949#define FLASH_CR_ERRIE_Pos (25U)
6950#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)
6951#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
6952#define FLASH_CR_LOCK_Pos (31U)
6953#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
6954#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
6955
6956/******************* Bits definition for FLASH_OPTCR register ***************/
6957#define FLASH_OPTCR_OPTLOCK_Pos (0U)
6958#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)
6959#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
6960#define FLASH_OPTCR_OPTSTRT_Pos (1U)
6961#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)
6962#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
6963
6964#define FLASH_OPTCR_BOR_LEV_0 0x00000004U
6965#define FLASH_OPTCR_BOR_LEV_1 0x00000008U
6966#define FLASH_OPTCR_BOR_LEV_Pos (2U)
6967#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)
6968#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
6969#define FLASH_OPTCR_WDG_SW_Pos (5U)
6970#define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos)
6971#define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
6972#define FLASH_OPTCR_nRST_STOP_Pos (6U)
6973#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)
6974#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
6975#define FLASH_OPTCR_nRST_STDBY_Pos (7U)
6976#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)
6977#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
6978#define FLASH_OPTCR_RDP_Pos (8U)
6979#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)
6980#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
6981#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)
6982#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)
6983#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)
6984#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)
6985#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)
6986#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)
6987#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)
6988#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)
6989#define FLASH_OPTCR_nWRP_Pos (16U)
6990#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)
6991#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
6992#define FLASH_OPTCR_nWRP_0 0x00010000U
6993#define FLASH_OPTCR_nWRP_1 0x00020000U
6994#define FLASH_OPTCR_nWRP_2 0x00040000U
6995#define FLASH_OPTCR_nWRP_3 0x00080000U
6996#define FLASH_OPTCR_nWRP_4 0x00100000U
6997#define FLASH_OPTCR_nWRP_5 0x00200000U
6998#define FLASH_OPTCR_nWRP_6 0x00400000U
6999#define FLASH_OPTCR_nWRP_7 0x00800000U
7000#define FLASH_OPTCR_nWRP_8 0x01000000U
7001#define FLASH_OPTCR_nWRP_9 0x02000000U
7002#define FLASH_OPTCR_nWRP_10 0x04000000U
7003#define FLASH_OPTCR_nWRP_11 0x08000000U
7004
7005/****************** Bits definition for FLASH_OPTCR1 register ***************/
7006#define FLASH_OPTCR1_nWRP_Pos (16U)
7007#define FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos)
7008#define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
7009#define FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos)
7010#define FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos)
7011#define FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos)
7012#define FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos)
7013#define FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos)
7014#define FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos)
7015#define FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos)
7016#define FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos)
7017#define FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos)
7018#define FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos)
7019#define FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos)
7020#define FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos)
7022/******************************************************************************/
7023/* */
7024/* Flexible Static Memory Controller */
7025/* */
7026/******************************************************************************/
7027/****************** Bit definition for FSMC_BCR1 register *******************/
7028#define FSMC_BCR1_MBKEN_Pos (0U)
7029#define FSMC_BCR1_MBKEN_Msk (0x1UL << FSMC_BCR1_MBKEN_Pos)
7030#define FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk
7031#define FSMC_BCR1_MUXEN_Pos (1U)
7032#define FSMC_BCR1_MUXEN_Msk (0x1UL << FSMC_BCR1_MUXEN_Pos)
7033#define FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk
7035#define FSMC_BCR1_MTYP_Pos (2U)
7036#define FSMC_BCR1_MTYP_Msk (0x3UL << FSMC_BCR1_MTYP_Pos)
7037#define FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk
7038#define FSMC_BCR1_MTYP_0 (0x1UL << FSMC_BCR1_MTYP_Pos)
7039#define FSMC_BCR1_MTYP_1 (0x2UL << FSMC_BCR1_MTYP_Pos)
7041#define FSMC_BCR1_MWID_Pos (4U)
7042#define FSMC_BCR1_MWID_Msk (0x3UL << FSMC_BCR1_MWID_Pos)
7043#define FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk
7044#define FSMC_BCR1_MWID_0 (0x1UL << FSMC_BCR1_MWID_Pos)
7045#define FSMC_BCR1_MWID_1 (0x2UL << FSMC_BCR1_MWID_Pos)
7047#define FSMC_BCR1_FACCEN_Pos (6U)
7048#define FSMC_BCR1_FACCEN_Msk (0x1UL << FSMC_BCR1_FACCEN_Pos)
7049#define FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk
7050#define FSMC_BCR1_BURSTEN_Pos (8U)
7051#define FSMC_BCR1_BURSTEN_Msk (0x1UL << FSMC_BCR1_BURSTEN_Pos)
7052#define FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk
7053#define FSMC_BCR1_WAITPOL_Pos (9U)
7054#define FSMC_BCR1_WAITPOL_Msk (0x1UL << FSMC_BCR1_WAITPOL_Pos)
7055#define FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk
7056#define FSMC_BCR1_WRAPMOD_Pos (10U)
7057#define FSMC_BCR1_WRAPMOD_Msk (0x1UL << FSMC_BCR1_WRAPMOD_Pos)
7058#define FSMC_BCR1_WRAPMOD FSMC_BCR1_WRAPMOD_Msk
7059#define FSMC_BCR1_WAITCFG_Pos (11U)
7060#define FSMC_BCR1_WAITCFG_Msk (0x1UL << FSMC_BCR1_WAITCFG_Pos)
7061#define FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk
7062#define FSMC_BCR1_WREN_Pos (12U)
7063#define FSMC_BCR1_WREN_Msk (0x1UL << FSMC_BCR1_WREN_Pos)
7064#define FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk
7065#define FSMC_BCR1_WAITEN_Pos (13U)
7066#define FSMC_BCR1_WAITEN_Msk (0x1UL << FSMC_BCR1_WAITEN_Pos)
7067#define FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk
7068#define FSMC_BCR1_EXTMOD_Pos (14U)
7069#define FSMC_BCR1_EXTMOD_Msk (0x1UL << FSMC_BCR1_EXTMOD_Pos)
7070#define FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk
7071#define FSMC_BCR1_ASYNCWAIT_Pos (15U)
7072#define FSMC_BCR1_ASYNCWAIT_Msk (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos)
7073#define FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk
7074#define FSMC_BCR1_CPSIZE_Pos (16U)
7075#define FSMC_BCR1_CPSIZE_Msk (0x7UL << FSMC_BCR1_CPSIZE_Pos)
7076#define FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk
7077#define FSMC_BCR1_CPSIZE_0 (0x1UL << FSMC_BCR1_CPSIZE_Pos)
7078#define FSMC_BCR1_CPSIZE_1 (0x2UL << FSMC_BCR1_CPSIZE_Pos)
7079#define FSMC_BCR1_CPSIZE_2 (0x4UL << FSMC_BCR1_CPSIZE_Pos)
7080#define FSMC_BCR1_CBURSTRW_Pos (19U)
7081#define FSMC_BCR1_CBURSTRW_Msk (0x1UL << FSMC_BCR1_CBURSTRW_Pos)
7082#define FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk
7084/****************** Bit definition for FSMC_BCR2 register *******************/
7085#define FSMC_BCR2_MBKEN_Pos (0U)
7086#define FSMC_BCR2_MBKEN_Msk (0x1UL << FSMC_BCR2_MBKEN_Pos)
7087#define FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk
7088#define FSMC_BCR2_MUXEN_Pos (1U)
7089#define FSMC_BCR2_MUXEN_Msk (0x1UL << FSMC_BCR2_MUXEN_Pos)
7090#define FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk
7092#define FSMC_BCR2_MTYP_Pos (2U)
7093#define FSMC_BCR2_MTYP_Msk (0x3UL << FSMC_BCR2_MTYP_Pos)
7094#define FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk
7095#define FSMC_BCR2_MTYP_0 (0x1UL << FSMC_BCR2_MTYP_Pos)
7096#define FSMC_BCR2_MTYP_1 (0x2UL << FSMC_BCR2_MTYP_Pos)
7098#define FSMC_BCR2_MWID_Pos (4U)
7099#define FSMC_BCR2_MWID_Msk (0x3UL << FSMC_BCR2_MWID_Pos)
7100#define FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk
7101#define FSMC_BCR2_MWID_0 (0x1UL << FSMC_BCR2_MWID_Pos)
7102#define FSMC_BCR2_MWID_1 (0x2UL << FSMC_BCR2_MWID_Pos)
7104#define FSMC_BCR2_FACCEN_Pos (6U)
7105#define FSMC_BCR2_FACCEN_Msk (0x1UL << FSMC_BCR2_FACCEN_Pos)
7106#define FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk
7107#define FSMC_BCR2_BURSTEN_Pos (8U)
7108#define FSMC_BCR2_BURSTEN_Msk (0x1UL << FSMC_BCR2_BURSTEN_Pos)
7109#define FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk
7110#define FSMC_BCR2_WAITPOL_Pos (9U)
7111#define FSMC_BCR2_WAITPOL_Msk (0x1UL << FSMC_BCR2_WAITPOL_Pos)
7112#define FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk
7113#define FSMC_BCR2_WRAPMOD_Pos (10U)
7114#define FSMC_BCR2_WRAPMOD_Msk (0x1UL << FSMC_BCR2_WRAPMOD_Pos)
7115#define FSMC_BCR2_WRAPMOD FSMC_BCR2_WRAPMOD_Msk
7116#define FSMC_BCR2_WAITCFG_Pos (11U)
7117#define FSMC_BCR2_WAITCFG_Msk (0x1UL << FSMC_BCR2_WAITCFG_Pos)
7118#define FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk
7119#define FSMC_BCR2_WREN_Pos (12U)
7120#define FSMC_BCR2_WREN_Msk (0x1UL << FSMC_BCR2_WREN_Pos)
7121#define FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk
7122#define FSMC_BCR2_WAITEN_Pos (13U)
7123#define FSMC_BCR2_WAITEN_Msk (0x1UL << FSMC_BCR2_WAITEN_Pos)
7124#define FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk
7125#define FSMC_BCR2_EXTMOD_Pos (14U)
7126#define FSMC_BCR2_EXTMOD_Msk (0x1UL << FSMC_BCR2_EXTMOD_Pos)
7127#define FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk
7128#define FSMC_BCR2_ASYNCWAIT_Pos (15U)
7129#define FSMC_BCR2_ASYNCWAIT_Msk (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos)
7130#define FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk
7131#define FSMC_BCR2_CPSIZE_Pos (16U)
7132#define FSMC_BCR2_CPSIZE_Msk (0x7UL << FSMC_BCR2_CPSIZE_Pos)
7133#define FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk
7134#define FSMC_BCR2_CPSIZE_0 (0x1UL << FSMC_BCR2_CPSIZE_Pos)
7135#define FSMC_BCR2_CPSIZE_1 (0x2UL << FSMC_BCR2_CPSIZE_Pos)
7136#define FSMC_BCR2_CPSIZE_2 (0x4UL << FSMC_BCR2_CPSIZE_Pos)
7137#define FSMC_BCR2_CBURSTRW_Pos (19U)
7138#define FSMC_BCR2_CBURSTRW_Msk (0x1UL << FSMC_BCR2_CBURSTRW_Pos)
7139#define FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk
7141/****************** Bit definition for FSMC_BCR3 register *******************/
7142#define FSMC_BCR3_MBKEN_Pos (0U)
7143#define FSMC_BCR3_MBKEN_Msk (0x1UL << FSMC_BCR3_MBKEN_Pos)
7144#define FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk
7145#define FSMC_BCR3_MUXEN_Pos (1U)
7146#define FSMC_BCR3_MUXEN_Msk (0x1UL << FSMC_BCR3_MUXEN_Pos)
7147#define FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk
7149#define FSMC_BCR3_MTYP_Pos (2U)
7150#define FSMC_BCR3_MTYP_Msk (0x3UL << FSMC_BCR3_MTYP_Pos)
7151#define FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk
7152#define FSMC_BCR3_MTYP_0 (0x1UL << FSMC_BCR3_MTYP_Pos)
7153#define FSMC_BCR3_MTYP_1 (0x2UL << FSMC_BCR3_MTYP_Pos)
7155#define FSMC_BCR3_MWID_Pos (4U)
7156#define FSMC_BCR3_MWID_Msk (0x3UL << FSMC_BCR3_MWID_Pos)
7157#define FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk
7158#define FSMC_BCR3_MWID_0 (0x1UL << FSMC_BCR3_MWID_Pos)
7159#define FSMC_BCR3_MWID_1 (0x2UL << FSMC_BCR3_MWID_Pos)
7161#define FSMC_BCR3_FACCEN_Pos (6U)
7162#define FSMC_BCR3_FACCEN_Msk (0x1UL << FSMC_BCR3_FACCEN_Pos)
7163#define FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk
7164#define FSMC_BCR3_BURSTEN_Pos (8U)
7165#define FSMC_BCR3_BURSTEN_Msk (0x1UL << FSMC_BCR3_BURSTEN_Pos)
7166#define FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk
7167#define FSMC_BCR3_WAITPOL_Pos (9U)
7168#define FSMC_BCR3_WAITPOL_Msk (0x1UL << FSMC_BCR3_WAITPOL_Pos)
7169#define FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk
7170#define FSMC_BCR3_WRAPMOD_Pos (10U)
7171#define FSMC_BCR3_WRAPMOD_Msk (0x1UL << FSMC_BCR3_WRAPMOD_Pos)
7172#define FSMC_BCR3_WRAPMOD FSMC_BCR3_WRAPMOD_Msk
7173#define FSMC_BCR3_WAITCFG_Pos (11U)
7174#define FSMC_BCR3_WAITCFG_Msk (0x1UL << FSMC_BCR3_WAITCFG_Pos)
7175#define FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk
7176#define FSMC_BCR3_WREN_Pos (12U)
7177#define FSMC_BCR3_WREN_Msk (0x1UL << FSMC_BCR3_WREN_Pos)
7178#define FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk
7179#define FSMC_BCR3_WAITEN_Pos (13U)
7180#define FSMC_BCR3_WAITEN_Msk (0x1UL << FSMC_BCR3_WAITEN_Pos)
7181#define FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk
7182#define FSMC_BCR3_EXTMOD_Pos (14U)
7183#define FSMC_BCR3_EXTMOD_Msk (0x1UL << FSMC_BCR3_EXTMOD_Pos)
7184#define FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk
7185#define FSMC_BCR3_ASYNCWAIT_Pos (15U)
7186#define FSMC_BCR3_ASYNCWAIT_Msk (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos)
7187#define FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk
7188#define FSMC_BCR3_CPSIZE_Pos (16U)
7189#define FSMC_BCR3_CPSIZE_Msk (0x7UL << FSMC_BCR3_CPSIZE_Pos)
7190#define FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk
7191#define FSMC_BCR3_CPSIZE_0 (0x1UL << FSMC_BCR3_CPSIZE_Pos)
7192#define FSMC_BCR3_CPSIZE_1 (0x2UL << FSMC_BCR3_CPSIZE_Pos)
7193#define FSMC_BCR3_CPSIZE_2 (0x4UL << FSMC_BCR3_CPSIZE_Pos)
7194#define FSMC_BCR3_CBURSTRW_Pos (19U)
7195#define FSMC_BCR3_CBURSTRW_Msk (0x1UL << FSMC_BCR3_CBURSTRW_Pos)
7196#define FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk
7198/****************** Bit definition for FSMC_BCR4 register *******************/
7199#define FSMC_BCR4_MBKEN_Pos (0U)
7200#define FSMC_BCR4_MBKEN_Msk (0x1UL << FSMC_BCR4_MBKEN_Pos)
7201#define FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk
7202#define FSMC_BCR4_MUXEN_Pos (1U)
7203#define FSMC_BCR4_MUXEN_Msk (0x1UL << FSMC_BCR4_MUXEN_Pos)
7204#define FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk
7206#define FSMC_BCR4_MTYP_Pos (2U)
7207#define FSMC_BCR4_MTYP_Msk (0x3UL << FSMC_BCR4_MTYP_Pos)
7208#define FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk
7209#define FSMC_BCR4_MTYP_0 (0x1UL << FSMC_BCR4_MTYP_Pos)
7210#define FSMC_BCR4_MTYP_1 (0x2UL << FSMC_BCR4_MTYP_Pos)
7212#define FSMC_BCR4_MWID_Pos (4U)
7213#define FSMC_BCR4_MWID_Msk (0x3UL << FSMC_BCR4_MWID_Pos)
7214#define FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk
7215#define FSMC_BCR4_MWID_0 (0x1UL << FSMC_BCR4_MWID_Pos)
7216#define FSMC_BCR4_MWID_1 (0x2UL << FSMC_BCR4_MWID_Pos)
7218#define FSMC_BCR4_FACCEN_Pos (6U)
7219#define FSMC_BCR4_FACCEN_Msk (0x1UL << FSMC_BCR4_FACCEN_Pos)
7220#define FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk
7221#define FSMC_BCR4_BURSTEN_Pos (8U)
7222#define FSMC_BCR4_BURSTEN_Msk (0x1UL << FSMC_BCR4_BURSTEN_Pos)
7223#define FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk
7224#define FSMC_BCR4_WAITPOL_Pos (9U)
7225#define FSMC_BCR4_WAITPOL_Msk (0x1UL << FSMC_BCR4_WAITPOL_Pos)
7226#define FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk
7227#define FSMC_BCR4_WRAPMOD_Pos (10U)
7228#define FSMC_BCR4_WRAPMOD_Msk (0x1UL << FSMC_BCR4_WRAPMOD_Pos)
7229#define FSMC_BCR4_WRAPMOD FSMC_BCR4_WRAPMOD_Msk
7230#define FSMC_BCR4_WAITCFG_Pos (11U)
7231#define FSMC_BCR4_WAITCFG_Msk (0x1UL << FSMC_BCR4_WAITCFG_Pos)
7232#define FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk
7233#define FSMC_BCR4_WREN_Pos (12U)
7234#define FSMC_BCR4_WREN_Msk (0x1UL << FSMC_BCR4_WREN_Pos)
7235#define FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk
7236#define FSMC_BCR4_WAITEN_Pos (13U)
7237#define FSMC_BCR4_WAITEN_Msk (0x1UL << FSMC_BCR4_WAITEN_Pos)
7238#define FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk
7239#define FSMC_BCR4_EXTMOD_Pos (14U)
7240#define FSMC_BCR4_EXTMOD_Msk (0x1UL << FSMC_BCR4_EXTMOD_Pos)
7241#define FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk
7242#define FSMC_BCR4_ASYNCWAIT_Pos (15U)
7243#define FSMC_BCR4_ASYNCWAIT_Msk (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos)
7244#define FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk
7245#define FSMC_BCR4_CPSIZE_Pos (16U)
7246#define FSMC_BCR4_CPSIZE_Msk (0x7UL << FSMC_BCR4_CPSIZE_Pos)
7247#define FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk
7248#define FSMC_BCR4_CPSIZE_0 (0x1UL << FSMC_BCR4_CPSIZE_Pos)
7249#define FSMC_BCR4_CPSIZE_1 (0x2UL << FSMC_BCR4_CPSIZE_Pos)
7250#define FSMC_BCR4_CPSIZE_2 (0x4UL << FSMC_BCR4_CPSIZE_Pos)
7251#define FSMC_BCR4_CBURSTRW_Pos (19U)
7252#define FSMC_BCR4_CBURSTRW_Msk (0x1UL << FSMC_BCR4_CBURSTRW_Pos)
7253#define FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk
7255/****************** Bit definition for FSMC_BTR1 register ******************/
7256#define FSMC_BTR1_ADDSET_Pos (0U)
7257#define FSMC_BTR1_ADDSET_Msk (0xFUL << FSMC_BTR1_ADDSET_Pos)
7258#define FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk
7259#define FSMC_BTR1_ADDSET_0 (0x1UL << FSMC_BTR1_ADDSET_Pos)
7260#define FSMC_BTR1_ADDSET_1 (0x2UL << FSMC_BTR1_ADDSET_Pos)
7261#define FSMC_BTR1_ADDSET_2 (0x4UL << FSMC_BTR1_ADDSET_Pos)
7262#define FSMC_BTR1_ADDSET_3 (0x8UL << FSMC_BTR1_ADDSET_Pos)
7264#define FSMC_BTR1_ADDHLD_Pos (4U)
7265#define FSMC_BTR1_ADDHLD_Msk (0xFUL << FSMC_BTR1_ADDHLD_Pos)
7266#define FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk
7267#define FSMC_BTR1_ADDHLD_0 (0x1UL << FSMC_BTR1_ADDHLD_Pos)
7268#define FSMC_BTR1_ADDHLD_1 (0x2UL << FSMC_BTR1_ADDHLD_Pos)
7269#define FSMC_BTR1_ADDHLD_2 (0x4UL << FSMC_BTR1_ADDHLD_Pos)
7270#define FSMC_BTR1_ADDHLD_3 (0x8UL << FSMC_BTR1_ADDHLD_Pos)
7272#define FSMC_BTR1_DATAST_Pos (8U)
7273#define FSMC_BTR1_DATAST_Msk (0xFFUL << FSMC_BTR1_DATAST_Pos)
7274#define FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk
7275#define FSMC_BTR1_DATAST_0 (0x01UL << FSMC_BTR1_DATAST_Pos)
7276#define FSMC_BTR1_DATAST_1 (0x02UL << FSMC_BTR1_DATAST_Pos)
7277#define FSMC_BTR1_DATAST_2 (0x04UL << FSMC_BTR1_DATAST_Pos)
7278#define FSMC_BTR1_DATAST_3 (0x08UL << FSMC_BTR1_DATAST_Pos)
7279#define FSMC_BTR1_DATAST_4 (0x10UL << FSMC_BTR1_DATAST_Pos)
7280#define FSMC_BTR1_DATAST_5 (0x20UL << FSMC_BTR1_DATAST_Pos)
7281#define FSMC_BTR1_DATAST_6 (0x40UL << FSMC_BTR1_DATAST_Pos)
7282#define FSMC_BTR1_DATAST_7 (0x80UL << FSMC_BTR1_DATAST_Pos)
7284#define FSMC_BTR1_BUSTURN_Pos (16U)
7285#define FSMC_BTR1_BUSTURN_Msk (0xFUL << FSMC_BTR1_BUSTURN_Pos)
7286#define FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk
7287#define FSMC_BTR1_BUSTURN_0 (0x1UL << FSMC_BTR1_BUSTURN_Pos)
7288#define FSMC_BTR1_BUSTURN_1 (0x2UL << FSMC_BTR1_BUSTURN_Pos)
7289#define FSMC_BTR1_BUSTURN_2 (0x4UL << FSMC_BTR1_BUSTURN_Pos)
7290#define FSMC_BTR1_BUSTURN_3 (0x8UL << FSMC_BTR1_BUSTURN_Pos)
7292#define FSMC_BTR1_CLKDIV_Pos (20U)
7293#define FSMC_BTR1_CLKDIV_Msk (0xFUL << FSMC_BTR1_CLKDIV_Pos)
7294#define FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk
7295#define FSMC_BTR1_CLKDIV_0 (0x1UL << FSMC_BTR1_CLKDIV_Pos)
7296#define FSMC_BTR1_CLKDIV_1 (0x2UL << FSMC_BTR1_CLKDIV_Pos)
7297#define FSMC_BTR1_CLKDIV_2 (0x4UL << FSMC_BTR1_CLKDIV_Pos)
7298#define FSMC_BTR1_CLKDIV_3 (0x8UL << FSMC_BTR1_CLKDIV_Pos)
7300#define FSMC_BTR1_DATLAT_Pos (24U)
7301#define FSMC_BTR1_DATLAT_Msk (0xFUL << FSMC_BTR1_DATLAT_Pos)
7302#define FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk
7303#define FSMC_BTR1_DATLAT_0 (0x1UL << FSMC_BTR1_DATLAT_Pos)
7304#define FSMC_BTR1_DATLAT_1 (0x2UL << FSMC_BTR1_DATLAT_Pos)
7305#define FSMC_BTR1_DATLAT_2 (0x4UL << FSMC_BTR1_DATLAT_Pos)
7306#define FSMC_BTR1_DATLAT_3 (0x8UL << FSMC_BTR1_DATLAT_Pos)
7308#define FSMC_BTR1_ACCMOD_Pos (28U)
7309#define FSMC_BTR1_ACCMOD_Msk (0x3UL << FSMC_BTR1_ACCMOD_Pos)
7310#define FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk
7311#define FSMC_BTR1_ACCMOD_0 (0x1UL << FSMC_BTR1_ACCMOD_Pos)
7312#define FSMC_BTR1_ACCMOD_1 (0x2UL << FSMC_BTR1_ACCMOD_Pos)
7314/****************** Bit definition for FSMC_BTR2 register *******************/
7315#define FSMC_BTR2_ADDSET_Pos (0U)
7316#define FSMC_BTR2_ADDSET_Msk (0xFUL << FSMC_BTR2_ADDSET_Pos)
7317#define FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk
7318#define FSMC_BTR2_ADDSET_0 (0x1UL << FSMC_BTR2_ADDSET_Pos)
7319#define FSMC_BTR2_ADDSET_1 (0x2UL << FSMC_BTR2_ADDSET_Pos)
7320#define FSMC_BTR2_ADDSET_2 (0x4UL << FSMC_BTR2_ADDSET_Pos)
7321#define FSMC_BTR2_ADDSET_3 (0x8UL << FSMC_BTR2_ADDSET_Pos)
7323#define FSMC_BTR2_ADDHLD_Pos (4U)
7324#define FSMC_BTR2_ADDHLD_Msk (0xFUL << FSMC_BTR2_ADDHLD_Pos)
7325#define FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk
7326#define FSMC_BTR2_ADDHLD_0 (0x1UL << FSMC_BTR2_ADDHLD_Pos)
7327#define FSMC_BTR2_ADDHLD_1 (0x2UL << FSMC_BTR2_ADDHLD_Pos)
7328#define FSMC_BTR2_ADDHLD_2 (0x4UL << FSMC_BTR2_ADDHLD_Pos)
7329#define FSMC_BTR2_ADDHLD_3 (0x8UL << FSMC_BTR2_ADDHLD_Pos)
7331#define FSMC_BTR2_DATAST_Pos (8U)
7332#define FSMC_BTR2_DATAST_Msk (0xFFUL << FSMC_BTR2_DATAST_Pos)
7333#define FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk
7334#define FSMC_BTR2_DATAST_0 (0x01UL << FSMC_BTR2_DATAST_Pos)
7335#define FSMC_BTR2_DATAST_1 (0x02UL << FSMC_BTR2_DATAST_Pos)
7336#define FSMC_BTR2_DATAST_2 (0x04UL << FSMC_BTR2_DATAST_Pos)
7337#define FSMC_BTR2_DATAST_3 (0x08UL << FSMC_BTR2_DATAST_Pos)
7338#define FSMC_BTR2_DATAST_4 (0x10UL << FSMC_BTR2_DATAST_Pos)
7339#define FSMC_BTR2_DATAST_5 (0x20UL << FSMC_BTR2_DATAST_Pos)
7340#define FSMC_BTR2_DATAST_6 (0x40UL << FSMC_BTR2_DATAST_Pos)
7341#define FSMC_BTR2_DATAST_7 (0x80UL << FSMC_BTR2_DATAST_Pos)
7343#define FSMC_BTR2_BUSTURN_Pos (16U)
7344#define FSMC_BTR2_BUSTURN_Msk (0xFUL << FSMC_BTR2_BUSTURN_Pos)
7345#define FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk
7346#define FSMC_BTR2_BUSTURN_0 (0x1UL << FSMC_BTR2_BUSTURN_Pos)
7347#define FSMC_BTR2_BUSTURN_1 (0x2UL << FSMC_BTR2_BUSTURN_Pos)
7348#define FSMC_BTR2_BUSTURN_2 (0x4UL << FSMC_BTR2_BUSTURN_Pos)
7349#define FSMC_BTR2_BUSTURN_3 (0x8UL << FSMC_BTR2_BUSTURN_Pos)
7351#define FSMC_BTR2_CLKDIV_Pos (20U)
7352#define FSMC_BTR2_CLKDIV_Msk (0xFUL << FSMC_BTR2_CLKDIV_Pos)
7353#define FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk
7354#define FSMC_BTR2_CLKDIV_0 (0x1UL << FSMC_BTR2_CLKDIV_Pos)
7355#define FSMC_BTR2_CLKDIV_1 (0x2UL << FSMC_BTR2_CLKDIV_Pos)
7356#define FSMC_BTR2_CLKDIV_2 (0x4UL << FSMC_BTR2_CLKDIV_Pos)
7357#define FSMC_BTR2_CLKDIV_3 (0x8UL << FSMC_BTR2_CLKDIV_Pos)
7359#define FSMC_BTR2_DATLAT_Pos (24U)
7360#define FSMC_BTR2_DATLAT_Msk (0xFUL << FSMC_BTR2_DATLAT_Pos)
7361#define FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk
7362#define FSMC_BTR2_DATLAT_0 (0x1UL << FSMC_BTR2_DATLAT_Pos)
7363#define FSMC_BTR2_DATLAT_1 (0x2UL << FSMC_BTR2_DATLAT_Pos)
7364#define FSMC_BTR2_DATLAT_2 (0x4UL << FSMC_BTR2_DATLAT_Pos)
7365#define FSMC_BTR2_DATLAT_3 (0x8UL << FSMC_BTR2_DATLAT_Pos)
7367#define FSMC_BTR2_ACCMOD_Pos (28U)
7368#define FSMC_BTR2_ACCMOD_Msk (0x3UL << FSMC_BTR2_ACCMOD_Pos)
7369#define FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk
7370#define FSMC_BTR2_ACCMOD_0 (0x1UL << FSMC_BTR2_ACCMOD_Pos)
7371#define FSMC_BTR2_ACCMOD_1 (0x2UL << FSMC_BTR2_ACCMOD_Pos)
7373/******************* Bit definition for FSMC_BTR3 register *******************/
7374#define FSMC_BTR3_ADDSET_Pos (0U)
7375#define FSMC_BTR3_ADDSET_Msk (0xFUL << FSMC_BTR3_ADDSET_Pos)
7376#define FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk
7377#define FSMC_BTR3_ADDSET_0 (0x1UL << FSMC_BTR3_ADDSET_Pos)
7378#define FSMC_BTR3_ADDSET_1 (0x2UL << FSMC_BTR3_ADDSET_Pos)
7379#define FSMC_BTR3_ADDSET_2 (0x4UL << FSMC_BTR3_ADDSET_Pos)
7380#define FSMC_BTR3_ADDSET_3 (0x8UL << FSMC_BTR3_ADDSET_Pos)
7382#define FSMC_BTR3_ADDHLD_Pos (4U)
7383#define FSMC_BTR3_ADDHLD_Msk (0xFUL << FSMC_BTR3_ADDHLD_Pos)
7384#define FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk
7385#define FSMC_BTR3_ADDHLD_0 (0x1UL << FSMC_BTR3_ADDHLD_Pos)
7386#define FSMC_BTR3_ADDHLD_1 (0x2UL << FSMC_BTR3_ADDHLD_Pos)
7387#define FSMC_BTR3_ADDHLD_2 (0x4UL << FSMC_BTR3_ADDHLD_Pos)
7388#define FSMC_BTR3_ADDHLD_3 (0x8UL << FSMC_BTR3_ADDHLD_Pos)
7390#define FSMC_BTR3_DATAST_Pos (8U)
7391#define FSMC_BTR3_DATAST_Msk (0xFFUL << FSMC_BTR3_DATAST_Pos)
7392#define FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk
7393#define FSMC_BTR3_DATAST_0 (0x01UL << FSMC_BTR3_DATAST_Pos)
7394#define FSMC_BTR3_DATAST_1 (0x02UL << FSMC_BTR3_DATAST_Pos)
7395#define FSMC_BTR3_DATAST_2 (0x04UL << FSMC_BTR3_DATAST_Pos)
7396#define FSMC_BTR3_DATAST_3 (0x08UL << FSMC_BTR3_DATAST_Pos)
7397#define FSMC_BTR3_DATAST_4 (0x10UL << FSMC_BTR3_DATAST_Pos)
7398#define FSMC_BTR3_DATAST_5 (0x20UL << FSMC_BTR3_DATAST_Pos)
7399#define FSMC_BTR3_DATAST_6 (0x40UL << FSMC_BTR3_DATAST_Pos)
7400#define FSMC_BTR3_DATAST_7 (0x80UL << FSMC_BTR3_DATAST_Pos)
7402#define FSMC_BTR3_BUSTURN_Pos (16U)
7403#define FSMC_BTR3_BUSTURN_Msk (0xFUL << FSMC_BTR3_BUSTURN_Pos)
7404#define FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk
7405#define FSMC_BTR3_BUSTURN_0 (0x1UL << FSMC_BTR3_BUSTURN_Pos)
7406#define FSMC_BTR3_BUSTURN_1 (0x2UL << FSMC_BTR3_BUSTURN_Pos)
7407#define FSMC_BTR3_BUSTURN_2 (0x4UL << FSMC_BTR3_BUSTURN_Pos)
7408#define FSMC_BTR3_BUSTURN_3 (0x8UL << FSMC_BTR3_BUSTURN_Pos)
7410#define FSMC_BTR3_CLKDIV_Pos (20U)
7411#define FSMC_BTR3_CLKDIV_Msk (0xFUL << FSMC_BTR3_CLKDIV_Pos)
7412#define FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk
7413#define FSMC_BTR3_CLKDIV_0 (0x1UL << FSMC_BTR3_CLKDIV_Pos)
7414#define FSMC_BTR3_CLKDIV_1 (0x2UL << FSMC_BTR3_CLKDIV_Pos)
7415#define FSMC_BTR3_CLKDIV_2 (0x4UL << FSMC_BTR3_CLKDIV_Pos)
7416#define FSMC_BTR3_CLKDIV_3 (0x8UL << FSMC_BTR3_CLKDIV_Pos)
7418#define FSMC_BTR3_DATLAT_Pos (24U)
7419#define FSMC_BTR3_DATLAT_Msk (0xFUL << FSMC_BTR3_DATLAT_Pos)
7420#define FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk
7421#define FSMC_BTR3_DATLAT_0 (0x1UL << FSMC_BTR3_DATLAT_Pos)
7422#define FSMC_BTR3_DATLAT_1 (0x2UL << FSMC_BTR3_DATLAT_Pos)
7423#define FSMC_BTR3_DATLAT_2 (0x4UL << FSMC_BTR3_DATLAT_Pos)
7424#define FSMC_BTR3_DATLAT_3 (0x8UL << FSMC_BTR3_DATLAT_Pos)
7426#define FSMC_BTR3_ACCMOD_Pos (28U)
7427#define FSMC_BTR3_ACCMOD_Msk (0x3UL << FSMC_BTR3_ACCMOD_Pos)
7428#define FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk
7429#define FSMC_BTR3_ACCMOD_0 (0x1UL << FSMC_BTR3_ACCMOD_Pos)
7430#define FSMC_BTR3_ACCMOD_1 (0x2UL << FSMC_BTR3_ACCMOD_Pos)
7432/****************** Bit definition for FSMC_BTR4 register *******************/
7433#define FSMC_BTR4_ADDSET_Pos (0U)
7434#define FSMC_BTR4_ADDSET_Msk (0xFUL << FSMC_BTR4_ADDSET_Pos)
7435#define FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk
7436#define FSMC_BTR4_ADDSET_0 (0x1UL << FSMC_BTR4_ADDSET_Pos)
7437#define FSMC_BTR4_ADDSET_1 (0x2UL << FSMC_BTR4_ADDSET_Pos)
7438#define FSMC_BTR4_ADDSET_2 (0x4UL << FSMC_BTR4_ADDSET_Pos)
7439#define FSMC_BTR4_ADDSET_3 (0x8UL << FSMC_BTR4_ADDSET_Pos)
7441#define FSMC_BTR4_ADDHLD_Pos (4U)
7442#define FSMC_BTR4_ADDHLD_Msk (0xFUL << FSMC_BTR4_ADDHLD_Pos)
7443#define FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk
7444#define FSMC_BTR4_ADDHLD_0 (0x1UL << FSMC_BTR4_ADDHLD_Pos)
7445#define FSMC_BTR4_ADDHLD_1 (0x2UL << FSMC_BTR4_ADDHLD_Pos)
7446#define FSMC_BTR4_ADDHLD_2 (0x4UL << FSMC_BTR4_ADDHLD_Pos)
7447#define FSMC_BTR4_ADDHLD_3 (0x8UL << FSMC_BTR4_ADDHLD_Pos)
7449#define FSMC_BTR4_DATAST_Pos (8U)
7450#define FSMC_BTR4_DATAST_Msk (0xFFUL << FSMC_BTR4_DATAST_Pos)
7451#define FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk
7452#define FSMC_BTR4_DATAST_0 (0x01UL << FSMC_BTR4_DATAST_Pos)
7453#define FSMC_BTR4_DATAST_1 (0x02UL << FSMC_BTR4_DATAST_Pos)
7454#define FSMC_BTR4_DATAST_2 (0x04UL << FSMC_BTR4_DATAST_Pos)
7455#define FSMC_BTR4_DATAST_3 (0x08UL << FSMC_BTR4_DATAST_Pos)
7456#define FSMC_BTR4_DATAST_4 (0x10UL << FSMC_BTR4_DATAST_Pos)
7457#define FSMC_BTR4_DATAST_5 (0x20UL << FSMC_BTR4_DATAST_Pos)
7458#define FSMC_BTR4_DATAST_6 (0x40UL << FSMC_BTR4_DATAST_Pos)
7459#define FSMC_BTR4_DATAST_7 (0x80UL << FSMC_BTR4_DATAST_Pos)
7461#define FSMC_BTR4_BUSTURN_Pos (16U)
7462#define FSMC_BTR4_BUSTURN_Msk (0xFUL << FSMC_BTR4_BUSTURN_Pos)
7463#define FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk
7464#define FSMC_BTR4_BUSTURN_0 (0x1UL << FSMC_BTR4_BUSTURN_Pos)
7465#define FSMC_BTR4_BUSTURN_1 (0x2UL << FSMC_BTR4_BUSTURN_Pos)
7466#define FSMC_BTR4_BUSTURN_2 (0x4UL << FSMC_BTR4_BUSTURN_Pos)
7467#define FSMC_BTR4_BUSTURN_3 (0x8UL << FSMC_BTR4_BUSTURN_Pos)
7469#define FSMC_BTR4_CLKDIV_Pos (20U)
7470#define FSMC_BTR4_CLKDIV_Msk (0xFUL << FSMC_BTR4_CLKDIV_Pos)
7471#define FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk
7472#define FSMC_BTR4_CLKDIV_0 (0x1UL << FSMC_BTR4_CLKDIV_Pos)
7473#define FSMC_BTR4_CLKDIV_1 (0x2UL << FSMC_BTR4_CLKDIV_Pos)
7474#define FSMC_BTR4_CLKDIV_2 (0x4UL << FSMC_BTR4_CLKDIV_Pos)
7475#define FSMC_BTR4_CLKDIV_3 (0x8UL << FSMC_BTR4_CLKDIV_Pos)
7477#define FSMC_BTR4_DATLAT_Pos (24U)
7478#define FSMC_BTR4_DATLAT_Msk (0xFUL << FSMC_BTR4_DATLAT_Pos)
7479#define FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk
7480#define FSMC_BTR4_DATLAT_0 (0x1UL << FSMC_BTR4_DATLAT_Pos)
7481#define FSMC_BTR4_DATLAT_1 (0x2UL << FSMC_BTR4_DATLAT_Pos)
7482#define FSMC_BTR4_DATLAT_2 (0x4UL << FSMC_BTR4_DATLAT_Pos)
7483#define FSMC_BTR4_DATLAT_3 (0x8UL << FSMC_BTR4_DATLAT_Pos)
7485#define FSMC_BTR4_ACCMOD_Pos (28U)
7486#define FSMC_BTR4_ACCMOD_Msk (0x3UL << FSMC_BTR4_ACCMOD_Pos)
7487#define FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk
7488#define FSMC_BTR4_ACCMOD_0 (0x1UL << FSMC_BTR4_ACCMOD_Pos)
7489#define FSMC_BTR4_ACCMOD_1 (0x2UL << FSMC_BTR4_ACCMOD_Pos)
7491/****************** Bit definition for FSMC_BWTR1 register ******************/
7492#define FSMC_BWTR1_ADDSET_Pos (0U)
7493#define FSMC_BWTR1_ADDSET_Msk (0xFUL << FSMC_BWTR1_ADDSET_Pos)
7494#define FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk
7495#define FSMC_BWTR1_ADDSET_0 (0x1UL << FSMC_BWTR1_ADDSET_Pos)
7496#define FSMC_BWTR1_ADDSET_1 (0x2UL << FSMC_BWTR1_ADDSET_Pos)
7497#define FSMC_BWTR1_ADDSET_2 (0x4UL << FSMC_BWTR1_ADDSET_Pos)
7498#define FSMC_BWTR1_ADDSET_3 (0x8UL << FSMC_BWTR1_ADDSET_Pos)
7500#define FSMC_BWTR1_ADDHLD_Pos (4U)
7501#define FSMC_BWTR1_ADDHLD_Msk (0xFUL << FSMC_BWTR1_ADDHLD_Pos)
7502#define FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk
7503#define FSMC_BWTR1_ADDHLD_0 (0x1UL << FSMC_BWTR1_ADDHLD_Pos)
7504#define FSMC_BWTR1_ADDHLD_1 (0x2UL << FSMC_BWTR1_ADDHLD_Pos)
7505#define FSMC_BWTR1_ADDHLD_2 (0x4UL << FSMC_BWTR1_ADDHLD_Pos)
7506#define FSMC_BWTR1_ADDHLD_3 (0x8UL << FSMC_BWTR1_ADDHLD_Pos)
7508#define FSMC_BWTR1_DATAST_Pos (8U)
7509#define FSMC_BWTR1_DATAST_Msk (0xFFUL << FSMC_BWTR1_DATAST_Pos)
7510#define FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk
7511#define FSMC_BWTR1_DATAST_0 (0x01UL << FSMC_BWTR1_DATAST_Pos)
7512#define FSMC_BWTR1_DATAST_1 (0x02UL << FSMC_BWTR1_DATAST_Pos)
7513#define FSMC_BWTR1_DATAST_2 (0x04UL << FSMC_BWTR1_DATAST_Pos)
7514#define FSMC_BWTR1_DATAST_3 (0x08UL << FSMC_BWTR1_DATAST_Pos)
7515#define FSMC_BWTR1_DATAST_4 (0x10UL << FSMC_BWTR1_DATAST_Pos)
7516#define FSMC_BWTR1_DATAST_5 (0x20UL << FSMC_BWTR1_DATAST_Pos)
7517#define FSMC_BWTR1_DATAST_6 (0x40UL << FSMC_BWTR1_DATAST_Pos)
7518#define FSMC_BWTR1_DATAST_7 (0x80UL << FSMC_BWTR1_DATAST_Pos)
7520#define FSMC_BWTR1_BUSTURN_Pos (16U)
7521#define FSMC_BWTR1_BUSTURN_Msk (0xFUL << FSMC_BWTR1_BUSTURN_Pos)
7522#define FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk
7523#define FSMC_BWTR1_BUSTURN_0 (0x1UL << FSMC_BWTR1_BUSTURN_Pos)
7524#define FSMC_BWTR1_BUSTURN_1 (0x2UL << FSMC_BWTR1_BUSTURN_Pos)
7525#define FSMC_BWTR1_BUSTURN_2 (0x4UL << FSMC_BWTR1_BUSTURN_Pos)
7526#define FSMC_BWTR1_BUSTURN_3 (0x8UL << FSMC_BWTR1_BUSTURN_Pos)
7528#define FSMC_BWTR1_ACCMOD_Pos (28U)
7529#define FSMC_BWTR1_ACCMOD_Msk (0x3UL << FSMC_BWTR1_ACCMOD_Pos)
7530#define FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk
7531#define FSMC_BWTR1_ACCMOD_0 (0x1UL << FSMC_BWTR1_ACCMOD_Pos)
7532#define FSMC_BWTR1_ACCMOD_1 (0x2UL << FSMC_BWTR1_ACCMOD_Pos)
7534/****************** Bit definition for FSMC_BWTR2 register ******************/
7535#define FSMC_BWTR2_ADDSET_Pos (0U)
7536#define FSMC_BWTR2_ADDSET_Msk (0xFUL << FSMC_BWTR2_ADDSET_Pos)
7537#define FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk
7538#define FSMC_BWTR2_ADDSET_0 (0x1UL << FSMC_BWTR2_ADDSET_Pos)
7539#define FSMC_BWTR2_ADDSET_1 (0x2UL << FSMC_BWTR2_ADDSET_Pos)
7540#define FSMC_BWTR2_ADDSET_2 (0x4UL << FSMC_BWTR2_ADDSET_Pos)
7541#define FSMC_BWTR2_ADDSET_3 (0x8UL << FSMC_BWTR2_ADDSET_Pos)
7543#define FSMC_BWTR2_ADDHLD_Pos (4U)
7544#define FSMC_BWTR2_ADDHLD_Msk (0xFUL << FSMC_BWTR2_ADDHLD_Pos)
7545#define FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk
7546#define FSMC_BWTR2_ADDHLD_0 (0x1UL << FSMC_BWTR2_ADDHLD_Pos)
7547#define FSMC_BWTR2_ADDHLD_1 (0x2UL << FSMC_BWTR2_ADDHLD_Pos)
7548#define FSMC_BWTR2_ADDHLD_2 (0x4UL << FSMC_BWTR2_ADDHLD_Pos)
7549#define FSMC_BWTR2_ADDHLD_3 (0x8UL << FSMC_BWTR2_ADDHLD_Pos)
7551#define FSMC_BWTR2_DATAST_Pos (8U)
7552#define FSMC_BWTR2_DATAST_Msk (0xFFUL << FSMC_BWTR2_DATAST_Pos)
7553#define FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk
7554#define FSMC_BWTR2_DATAST_0 (0x01UL << FSMC_BWTR2_DATAST_Pos)
7555#define FSMC_BWTR2_DATAST_1 (0x02UL << FSMC_BWTR2_DATAST_Pos)
7556#define FSMC_BWTR2_DATAST_2 (0x04UL << FSMC_BWTR2_DATAST_Pos)
7557#define FSMC_BWTR2_DATAST_3 (0x08UL << FSMC_BWTR2_DATAST_Pos)
7558#define FSMC_BWTR2_DATAST_4 (0x10UL << FSMC_BWTR2_DATAST_Pos)
7559#define FSMC_BWTR2_DATAST_5 (0x20UL << FSMC_BWTR2_DATAST_Pos)
7560#define FSMC_BWTR2_DATAST_6 (0x40UL << FSMC_BWTR2_DATAST_Pos)
7561#define FSMC_BWTR2_DATAST_7 (0x80UL << FSMC_BWTR2_DATAST_Pos)
7563#define FSMC_BWTR2_BUSTURN_Pos (16U)
7564#define FSMC_BWTR2_BUSTURN_Msk (0xFUL << FSMC_BWTR2_BUSTURN_Pos)
7565#define FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk
7566#define FSMC_BWTR2_BUSTURN_0 (0x1UL << FSMC_BWTR2_BUSTURN_Pos)
7567#define FSMC_BWTR2_BUSTURN_1 (0x2UL << FSMC_BWTR2_BUSTURN_Pos)
7568#define FSMC_BWTR2_BUSTURN_2 (0x4UL << FSMC_BWTR2_BUSTURN_Pos)
7569#define FSMC_BWTR2_BUSTURN_3 (0x8UL << FSMC_BWTR2_BUSTURN_Pos)
7571#define FSMC_BWTR2_ACCMOD_Pos (28U)
7572#define FSMC_BWTR2_ACCMOD_Msk (0x3UL << FSMC_BWTR2_ACCMOD_Pos)
7573#define FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk
7574#define FSMC_BWTR2_ACCMOD_0 (0x1UL << FSMC_BWTR2_ACCMOD_Pos)
7575#define FSMC_BWTR2_ACCMOD_1 (0x2UL << FSMC_BWTR2_ACCMOD_Pos)
7577/****************** Bit definition for FSMC_BWTR3 register ******************/
7578#define FSMC_BWTR3_ADDSET_Pos (0U)
7579#define FSMC_BWTR3_ADDSET_Msk (0xFUL << FSMC_BWTR3_ADDSET_Pos)
7580#define FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk
7581#define FSMC_BWTR3_ADDSET_0 (0x1UL << FSMC_BWTR3_ADDSET_Pos)
7582#define FSMC_BWTR3_ADDSET_1 (0x2UL << FSMC_BWTR3_ADDSET_Pos)
7583#define FSMC_BWTR3_ADDSET_2 (0x4UL << FSMC_BWTR3_ADDSET_Pos)
7584#define FSMC_BWTR3_ADDSET_3 (0x8UL << FSMC_BWTR3_ADDSET_Pos)
7586#define FSMC_BWTR3_ADDHLD_Pos (4U)
7587#define FSMC_BWTR3_ADDHLD_Msk (0xFUL << FSMC_BWTR3_ADDHLD_Pos)
7588#define FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk
7589#define FSMC_BWTR3_ADDHLD_0 (0x1UL << FSMC_BWTR3_ADDHLD_Pos)
7590#define FSMC_BWTR3_ADDHLD_1 (0x2UL << FSMC_BWTR3_ADDHLD_Pos)
7591#define FSMC_BWTR3_ADDHLD_2 (0x4UL << FSMC_BWTR3_ADDHLD_Pos)
7592#define FSMC_BWTR3_ADDHLD_3 (0x8UL << FSMC_BWTR3_ADDHLD_Pos)
7594#define FSMC_BWTR3_DATAST_Pos (8U)
7595#define FSMC_BWTR3_DATAST_Msk (0xFFUL << FSMC_BWTR3_DATAST_Pos)
7596#define FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk
7597#define FSMC_BWTR3_DATAST_0 (0x01UL << FSMC_BWTR3_DATAST_Pos)
7598#define FSMC_BWTR3_DATAST_1 (0x02UL << FSMC_BWTR3_DATAST_Pos)
7599#define FSMC_BWTR3_DATAST_2 (0x04UL << FSMC_BWTR3_DATAST_Pos)
7600#define FSMC_BWTR3_DATAST_3 (0x08UL << FSMC_BWTR3_DATAST_Pos)
7601#define FSMC_BWTR3_DATAST_4 (0x10UL << FSMC_BWTR3_DATAST_Pos)
7602#define FSMC_BWTR3_DATAST_5 (0x20UL << FSMC_BWTR3_DATAST_Pos)
7603#define FSMC_BWTR3_DATAST_6 (0x40UL << FSMC_BWTR3_DATAST_Pos)
7604#define FSMC_BWTR3_DATAST_7 (0x80UL << FSMC_BWTR3_DATAST_Pos)
7606#define FSMC_BWTR3_BUSTURN_Pos (16U)
7607#define FSMC_BWTR3_BUSTURN_Msk (0xFUL << FSMC_BWTR3_BUSTURN_Pos)
7608#define FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk
7609#define FSMC_BWTR3_BUSTURN_0 (0x1UL << FSMC_BWTR3_BUSTURN_Pos)
7610#define FSMC_BWTR3_BUSTURN_1 (0x2UL << FSMC_BWTR3_BUSTURN_Pos)
7611#define FSMC_BWTR3_BUSTURN_2 (0x4UL << FSMC_BWTR3_BUSTURN_Pos)
7612#define FSMC_BWTR3_BUSTURN_3 (0x8UL << FSMC_BWTR3_BUSTURN_Pos)
7614#define FSMC_BWTR3_ACCMOD_Pos (28U)
7615#define FSMC_BWTR3_ACCMOD_Msk (0x3UL << FSMC_BWTR3_ACCMOD_Pos)
7616#define FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk
7617#define FSMC_BWTR3_ACCMOD_0 (0x1UL << FSMC_BWTR3_ACCMOD_Pos)
7618#define FSMC_BWTR3_ACCMOD_1 (0x2UL << FSMC_BWTR3_ACCMOD_Pos)
7620/****************** Bit definition for FSMC_BWTR4 register ******************/
7621#define FSMC_BWTR4_ADDSET_Pos (0U)
7622#define FSMC_BWTR4_ADDSET_Msk (0xFUL << FSMC_BWTR4_ADDSET_Pos)
7623#define FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk
7624#define FSMC_BWTR4_ADDSET_0 (0x1UL << FSMC_BWTR4_ADDSET_Pos)
7625#define FSMC_BWTR4_ADDSET_1 (0x2UL << FSMC_BWTR4_ADDSET_Pos)
7626#define FSMC_BWTR4_ADDSET_2 (0x4UL << FSMC_BWTR4_ADDSET_Pos)
7627#define FSMC_BWTR4_ADDSET_3 (0x8UL << FSMC_BWTR4_ADDSET_Pos)
7629#define FSMC_BWTR4_ADDHLD_Pos (4U)
7630#define FSMC_BWTR4_ADDHLD_Msk (0xFUL << FSMC_BWTR4_ADDHLD_Pos)
7631#define FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk
7632#define FSMC_BWTR4_ADDHLD_0 (0x1UL << FSMC_BWTR4_ADDHLD_Pos)
7633#define FSMC_BWTR4_ADDHLD_1 (0x2UL << FSMC_BWTR4_ADDHLD_Pos)
7634#define FSMC_BWTR4_ADDHLD_2 (0x4UL << FSMC_BWTR4_ADDHLD_Pos)
7635#define FSMC_BWTR4_ADDHLD_3 (0x8UL << FSMC_BWTR4_ADDHLD_Pos)
7637#define FSMC_BWTR4_DATAST_Pos (8U)
7638#define FSMC_BWTR4_DATAST_Msk (0xFFUL << FSMC_BWTR4_DATAST_Pos)
7639#define FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk
7640#define FSMC_BWTR4_DATAST_0 0x00000100U
7641#define FSMC_BWTR4_DATAST_1 0x00000200U
7642#define FSMC_BWTR4_DATAST_2 0x00000400U
7643#define FSMC_BWTR4_DATAST_3 0x00000800U
7644#define FSMC_BWTR4_DATAST_4 0x00001000U
7645#define FSMC_BWTR4_DATAST_5 0x00002000U
7646#define FSMC_BWTR4_DATAST_6 0x00004000U
7647#define FSMC_BWTR4_DATAST_7 0x00008000U
7649#define FSMC_BWTR4_BUSTURN_Pos (16U)
7650#define FSMC_BWTR4_BUSTURN_Msk (0xFUL << FSMC_BWTR4_BUSTURN_Pos)
7651#define FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk
7652#define FSMC_BWTR4_BUSTURN_0 (0x1UL << FSMC_BWTR4_BUSTURN_Pos)
7653#define FSMC_BWTR4_BUSTURN_1 (0x2UL << FSMC_BWTR4_BUSTURN_Pos)
7654#define FSMC_BWTR4_BUSTURN_2 (0x4UL << FSMC_BWTR4_BUSTURN_Pos)
7655#define FSMC_BWTR4_BUSTURN_3 (0x8UL << FSMC_BWTR4_BUSTURN_Pos)
7657#define FSMC_BWTR4_ACCMOD_Pos (28U)
7658#define FSMC_BWTR4_ACCMOD_Msk (0x3UL << FSMC_BWTR4_ACCMOD_Pos)
7659#define FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk
7660#define FSMC_BWTR4_ACCMOD_0 (0x1UL << FSMC_BWTR4_ACCMOD_Pos)
7661#define FSMC_BWTR4_ACCMOD_1 (0x2UL << FSMC_BWTR4_ACCMOD_Pos)
7663/****************** Bit definition for FSMC_PCR2 register *******************/
7664#define FSMC_PCR2_PWAITEN_Pos (1U)
7665#define FSMC_PCR2_PWAITEN_Msk (0x1UL << FSMC_PCR2_PWAITEN_Pos)
7666#define FSMC_PCR2_PWAITEN FSMC_PCR2_PWAITEN_Msk
7667#define FSMC_PCR2_PBKEN_Pos (2U)
7668#define FSMC_PCR2_PBKEN_Msk (0x1UL << FSMC_PCR2_PBKEN_Pos)
7669#define FSMC_PCR2_PBKEN FSMC_PCR2_PBKEN_Msk
7670#define FSMC_PCR2_PTYP_Pos (3U)
7671#define FSMC_PCR2_PTYP_Msk (0x1UL << FSMC_PCR2_PTYP_Pos)
7672#define FSMC_PCR2_PTYP FSMC_PCR2_PTYP_Msk
7674#define FSMC_PCR2_PWID_Pos (4U)
7675#define FSMC_PCR2_PWID_Msk (0x3UL << FSMC_PCR2_PWID_Pos)
7676#define FSMC_PCR2_PWID FSMC_PCR2_PWID_Msk
7677#define FSMC_PCR2_PWID_0 (0x1UL << FSMC_PCR2_PWID_Pos)
7678#define FSMC_PCR2_PWID_1 (0x2UL << FSMC_PCR2_PWID_Pos)
7680#define FSMC_PCR2_ECCEN_Pos (6U)
7681#define FSMC_PCR2_ECCEN_Msk (0x1UL << FSMC_PCR2_ECCEN_Pos)
7682#define FSMC_PCR2_ECCEN FSMC_PCR2_ECCEN_Msk
7684#define FSMC_PCR2_TCLR_Pos (9U)
7685#define FSMC_PCR2_TCLR_Msk (0xFUL << FSMC_PCR2_TCLR_Pos)
7686#define FSMC_PCR2_TCLR FSMC_PCR2_TCLR_Msk
7687#define FSMC_PCR2_TCLR_0 (0x1UL << FSMC_PCR2_TCLR_Pos)
7688#define FSMC_PCR2_TCLR_1 (0x2UL << FSMC_PCR2_TCLR_Pos)
7689#define FSMC_PCR2_TCLR_2 (0x4UL << FSMC_PCR2_TCLR_Pos)
7690#define FSMC_PCR2_TCLR_3 (0x8UL << FSMC_PCR2_TCLR_Pos)
7692#define FSMC_PCR2_TAR_Pos (13U)
7693#define FSMC_PCR2_TAR_Msk (0xFUL << FSMC_PCR2_TAR_Pos)
7694#define FSMC_PCR2_TAR FSMC_PCR2_TAR_Msk
7695#define FSMC_PCR2_TAR_0 (0x1UL << FSMC_PCR2_TAR_Pos)
7696#define FSMC_PCR2_TAR_1 (0x2UL << FSMC_PCR2_TAR_Pos)
7697#define FSMC_PCR2_TAR_2 (0x4UL << FSMC_PCR2_TAR_Pos)
7698#define FSMC_PCR2_TAR_3 (0x8UL << FSMC_PCR2_TAR_Pos)
7700#define FSMC_PCR2_ECCPS_Pos (17U)
7701#define FSMC_PCR2_ECCPS_Msk (0x7UL << FSMC_PCR2_ECCPS_Pos)
7702#define FSMC_PCR2_ECCPS FSMC_PCR2_ECCPS_Msk
7703#define FSMC_PCR2_ECCPS_0 (0x1UL << FSMC_PCR2_ECCPS_Pos)
7704#define FSMC_PCR2_ECCPS_1 (0x2UL << FSMC_PCR2_ECCPS_Pos)
7705#define FSMC_PCR2_ECCPS_2 (0x4UL << FSMC_PCR2_ECCPS_Pos)
7707/****************** Bit definition for FSMC_PCR3 register *******************/
7708#define FSMC_PCR3_PWAITEN_Pos (1U)
7709#define FSMC_PCR3_PWAITEN_Msk (0x1UL << FSMC_PCR3_PWAITEN_Pos)
7710#define FSMC_PCR3_PWAITEN FSMC_PCR3_PWAITEN_Msk
7711#define FSMC_PCR3_PBKEN_Pos (2U)
7712#define FSMC_PCR3_PBKEN_Msk (0x1UL << FSMC_PCR3_PBKEN_Pos)
7713#define FSMC_PCR3_PBKEN FSMC_PCR3_PBKEN_Msk
7714#define FSMC_PCR3_PTYP_Pos (3U)
7715#define FSMC_PCR3_PTYP_Msk (0x1UL << FSMC_PCR3_PTYP_Pos)
7716#define FSMC_PCR3_PTYP FSMC_PCR3_PTYP_Msk
7718#define FSMC_PCR3_PWID_Pos (4U)
7719#define FSMC_PCR3_PWID_Msk (0x3UL << FSMC_PCR3_PWID_Pos)
7720#define FSMC_PCR3_PWID FSMC_PCR3_PWID_Msk
7721#define FSMC_PCR3_PWID_0 (0x1UL << FSMC_PCR3_PWID_Pos)
7722#define FSMC_PCR3_PWID_1 (0x2UL << FSMC_PCR3_PWID_Pos)
7724#define FSMC_PCR3_ECCEN_Pos (6U)
7725#define FSMC_PCR3_ECCEN_Msk (0x1UL << FSMC_PCR3_ECCEN_Pos)
7726#define FSMC_PCR3_ECCEN FSMC_PCR3_ECCEN_Msk
7728#define FSMC_PCR3_TCLR_Pos (9U)
7729#define FSMC_PCR3_TCLR_Msk (0xFUL << FSMC_PCR3_TCLR_Pos)
7730#define FSMC_PCR3_TCLR FSMC_PCR3_TCLR_Msk
7731#define FSMC_PCR3_TCLR_0 (0x1UL << FSMC_PCR3_TCLR_Pos)
7732#define FSMC_PCR3_TCLR_1 (0x2UL << FSMC_PCR3_TCLR_Pos)
7733#define FSMC_PCR3_TCLR_2 (0x4UL << FSMC_PCR3_TCLR_Pos)
7734#define FSMC_PCR3_TCLR_3 (0x8UL << FSMC_PCR3_TCLR_Pos)
7736#define FSMC_PCR3_TAR_Pos (13U)
7737#define FSMC_PCR3_TAR_Msk (0xFUL << FSMC_PCR3_TAR_Pos)
7738#define FSMC_PCR3_TAR FSMC_PCR3_TAR_Msk
7739#define FSMC_PCR3_TAR_0 (0x1UL << FSMC_PCR3_TAR_Pos)
7740#define FSMC_PCR3_TAR_1 (0x2UL << FSMC_PCR3_TAR_Pos)
7741#define FSMC_PCR3_TAR_2 (0x4UL << FSMC_PCR3_TAR_Pos)
7742#define FSMC_PCR3_TAR_3 (0x8UL << FSMC_PCR3_TAR_Pos)
7744#define FSMC_PCR3_ECCPS_Pos (17U)
7745#define FSMC_PCR3_ECCPS_Msk (0x7UL << FSMC_PCR3_ECCPS_Pos)
7746#define FSMC_PCR3_ECCPS FSMC_PCR3_ECCPS_Msk
7747#define FSMC_PCR3_ECCPS_0 (0x1UL << FSMC_PCR3_ECCPS_Pos)
7748#define FSMC_PCR3_ECCPS_1 (0x2UL << FSMC_PCR3_ECCPS_Pos)
7749#define FSMC_PCR3_ECCPS_2 (0x4UL << FSMC_PCR3_ECCPS_Pos)
7751/****************** Bit definition for FSMC_PCR4 register *******************/
7752#define FSMC_PCR4_PWAITEN_Pos (1U)
7753#define FSMC_PCR4_PWAITEN_Msk (0x1UL << FSMC_PCR4_PWAITEN_Pos)
7754#define FSMC_PCR4_PWAITEN FSMC_PCR4_PWAITEN_Msk
7755#define FSMC_PCR4_PBKEN_Pos (2U)
7756#define FSMC_PCR4_PBKEN_Msk (0x1UL << FSMC_PCR4_PBKEN_Pos)
7757#define FSMC_PCR4_PBKEN FSMC_PCR4_PBKEN_Msk
7758#define FSMC_PCR4_PTYP_Pos (3U)
7759#define FSMC_PCR4_PTYP_Msk (0x1UL << FSMC_PCR4_PTYP_Pos)
7760#define FSMC_PCR4_PTYP FSMC_PCR4_PTYP_Msk
7762#define FSMC_PCR4_PWID_Pos (4U)
7763#define FSMC_PCR4_PWID_Msk (0x3UL << FSMC_PCR4_PWID_Pos)
7764#define FSMC_PCR4_PWID FSMC_PCR4_PWID_Msk
7765#define FSMC_PCR4_PWID_0 (0x1UL << FSMC_PCR4_PWID_Pos)
7766#define FSMC_PCR4_PWID_1 (0x2UL << FSMC_PCR4_PWID_Pos)
7768#define FSMC_PCR4_ECCEN_Pos (6U)
7769#define FSMC_PCR4_ECCEN_Msk (0x1UL << FSMC_PCR4_ECCEN_Pos)
7770#define FSMC_PCR4_ECCEN FSMC_PCR4_ECCEN_Msk
7772#define FSMC_PCR4_TCLR_Pos (9U)
7773#define FSMC_PCR4_TCLR_Msk (0xFUL << FSMC_PCR4_TCLR_Pos)
7774#define FSMC_PCR4_TCLR FSMC_PCR4_TCLR_Msk
7775#define FSMC_PCR4_TCLR_0 (0x1UL << FSMC_PCR4_TCLR_Pos)
7776#define FSMC_PCR4_TCLR_1 (0x2UL << FSMC_PCR4_TCLR_Pos)
7777#define FSMC_PCR4_TCLR_2 (0x4UL << FSMC_PCR4_TCLR_Pos)
7778#define FSMC_PCR4_TCLR_3 (0x8UL << FSMC_PCR4_TCLR_Pos)
7780#define FSMC_PCR4_TAR_Pos (13U)
7781#define FSMC_PCR4_TAR_Msk (0xFUL << FSMC_PCR4_TAR_Pos)
7782#define FSMC_PCR4_TAR FSMC_PCR4_TAR_Msk
7783#define FSMC_PCR4_TAR_0 (0x1UL << FSMC_PCR4_TAR_Pos)
7784#define FSMC_PCR4_TAR_1 (0x2UL << FSMC_PCR4_TAR_Pos)
7785#define FSMC_PCR4_TAR_2 (0x4UL << FSMC_PCR4_TAR_Pos)
7786#define FSMC_PCR4_TAR_3 (0x8UL << FSMC_PCR4_TAR_Pos)
7788#define FSMC_PCR4_ECCPS_Pos (17U)
7789#define FSMC_PCR4_ECCPS_Msk (0x7UL << FSMC_PCR4_ECCPS_Pos)
7790#define FSMC_PCR4_ECCPS FSMC_PCR4_ECCPS_Msk
7791#define FSMC_PCR4_ECCPS_0 (0x1UL << FSMC_PCR4_ECCPS_Pos)
7792#define FSMC_PCR4_ECCPS_1 (0x2UL << FSMC_PCR4_ECCPS_Pos)
7793#define FSMC_PCR4_ECCPS_2 (0x4UL << FSMC_PCR4_ECCPS_Pos)
7795/******************* Bit definition for FSMC_SR2 register *******************/
7796#define FSMC_SR2_IRS_Pos (0U)
7797#define FSMC_SR2_IRS_Msk (0x1UL << FSMC_SR2_IRS_Pos)
7798#define FSMC_SR2_IRS FSMC_SR2_IRS_Msk
7799#define FSMC_SR2_ILS_Pos (1U)
7800#define FSMC_SR2_ILS_Msk (0x1UL << FSMC_SR2_ILS_Pos)
7801#define FSMC_SR2_ILS FSMC_SR2_ILS_Msk
7802#define FSMC_SR2_IFS_Pos (2U)
7803#define FSMC_SR2_IFS_Msk (0x1UL << FSMC_SR2_IFS_Pos)
7804#define FSMC_SR2_IFS FSMC_SR2_IFS_Msk
7805#define FSMC_SR2_IREN_Pos (3U)
7806#define FSMC_SR2_IREN_Msk (0x1UL << FSMC_SR2_IREN_Pos)
7807#define FSMC_SR2_IREN FSMC_SR2_IREN_Msk
7808#define FSMC_SR2_ILEN_Pos (4U)
7809#define FSMC_SR2_ILEN_Msk (0x1UL << FSMC_SR2_ILEN_Pos)
7810#define FSMC_SR2_ILEN FSMC_SR2_ILEN_Msk
7811#define FSMC_SR2_IFEN_Pos (5U)
7812#define FSMC_SR2_IFEN_Msk (0x1UL << FSMC_SR2_IFEN_Pos)
7813#define FSMC_SR2_IFEN FSMC_SR2_IFEN_Msk
7814#define FSMC_SR2_FEMPT_Pos (6U)
7815#define FSMC_SR2_FEMPT_Msk (0x1UL << FSMC_SR2_FEMPT_Pos)
7816#define FSMC_SR2_FEMPT FSMC_SR2_FEMPT_Msk
7818/******************* Bit definition for FSMC_SR3 register *******************/
7819#define FSMC_SR3_IRS_Pos (0U)
7820#define FSMC_SR3_IRS_Msk (0x1UL << FSMC_SR3_IRS_Pos)
7821#define FSMC_SR3_IRS FSMC_SR3_IRS_Msk
7822#define FSMC_SR3_ILS_Pos (1U)
7823#define FSMC_SR3_ILS_Msk (0x1UL << FSMC_SR3_ILS_Pos)
7824#define FSMC_SR3_ILS FSMC_SR3_ILS_Msk
7825#define FSMC_SR3_IFS_Pos (2U)
7826#define FSMC_SR3_IFS_Msk (0x1UL << FSMC_SR3_IFS_Pos)
7827#define FSMC_SR3_IFS FSMC_SR3_IFS_Msk
7828#define FSMC_SR3_IREN_Pos (3U)
7829#define FSMC_SR3_IREN_Msk (0x1UL << FSMC_SR3_IREN_Pos)
7830#define FSMC_SR3_IREN FSMC_SR3_IREN_Msk
7831#define FSMC_SR3_ILEN_Pos (4U)
7832#define FSMC_SR3_ILEN_Msk (0x1UL << FSMC_SR3_ILEN_Pos)
7833#define FSMC_SR3_ILEN FSMC_SR3_ILEN_Msk
7834#define FSMC_SR3_IFEN_Pos (5U)
7835#define FSMC_SR3_IFEN_Msk (0x1UL << FSMC_SR3_IFEN_Pos)
7836#define FSMC_SR3_IFEN FSMC_SR3_IFEN_Msk
7837#define FSMC_SR3_FEMPT_Pos (6U)
7838#define FSMC_SR3_FEMPT_Msk (0x1UL << FSMC_SR3_FEMPT_Pos)
7839#define FSMC_SR3_FEMPT FSMC_SR3_FEMPT_Msk
7841/******************* Bit definition for FSMC_SR4 register *******************/
7842#define FSMC_SR4_IRS_Pos (0U)
7843#define FSMC_SR4_IRS_Msk (0x1UL << FSMC_SR4_IRS_Pos)
7844#define FSMC_SR4_IRS FSMC_SR4_IRS_Msk
7845#define FSMC_SR4_ILS_Pos (1U)
7846#define FSMC_SR4_ILS_Msk (0x1UL << FSMC_SR4_ILS_Pos)
7847#define FSMC_SR4_ILS FSMC_SR4_ILS_Msk
7848#define FSMC_SR4_IFS_Pos (2U)
7849#define FSMC_SR4_IFS_Msk (0x1UL << FSMC_SR4_IFS_Pos)
7850#define FSMC_SR4_IFS FSMC_SR4_IFS_Msk
7851#define FSMC_SR4_IREN_Pos (3U)
7852#define FSMC_SR4_IREN_Msk (0x1UL << FSMC_SR4_IREN_Pos)
7853#define FSMC_SR4_IREN FSMC_SR4_IREN_Msk
7854#define FSMC_SR4_ILEN_Pos (4U)
7855#define FSMC_SR4_ILEN_Msk (0x1UL << FSMC_SR4_ILEN_Pos)
7856#define FSMC_SR4_ILEN FSMC_SR4_ILEN_Msk
7857#define FSMC_SR4_IFEN_Pos (5U)
7858#define FSMC_SR4_IFEN_Msk (0x1UL << FSMC_SR4_IFEN_Pos)
7859#define FSMC_SR4_IFEN FSMC_SR4_IFEN_Msk
7860#define FSMC_SR4_FEMPT_Pos (6U)
7861#define FSMC_SR4_FEMPT_Msk (0x1UL << FSMC_SR4_FEMPT_Pos)
7862#define FSMC_SR4_FEMPT FSMC_SR4_FEMPT_Msk
7864/****************** Bit definition for FSMC_PMEM2 register ******************/
7865#define FSMC_PMEM2_MEMSET2_Pos (0U)
7866#define FSMC_PMEM2_MEMSET2_Msk (0xFFUL << FSMC_PMEM2_MEMSET2_Pos)
7867#define FSMC_PMEM2_MEMSET2 FSMC_PMEM2_MEMSET2_Msk
7868#define FSMC_PMEM2_MEMSET2_0 (0x01UL << FSMC_PMEM2_MEMSET2_Pos)
7869#define FSMC_PMEM2_MEMSET2_1 (0x02UL << FSMC_PMEM2_MEMSET2_Pos)
7870#define FSMC_PMEM2_MEMSET2_2 (0x04UL << FSMC_PMEM2_MEMSET2_Pos)
7871#define FSMC_PMEM2_MEMSET2_3 (0x08UL << FSMC_PMEM2_MEMSET2_Pos)
7872#define FSMC_PMEM2_MEMSET2_4 (0x10UL << FSMC_PMEM2_MEMSET2_Pos)
7873#define FSMC_PMEM2_MEMSET2_5 (0x20UL << FSMC_PMEM2_MEMSET2_Pos)
7874#define FSMC_PMEM2_MEMSET2_6 (0x40UL << FSMC_PMEM2_MEMSET2_Pos)
7875#define FSMC_PMEM2_MEMSET2_7 (0x80UL << FSMC_PMEM2_MEMSET2_Pos)
7877#define FSMC_PMEM2_MEMWAIT2_Pos (8U)
7878#define FSMC_PMEM2_MEMWAIT2_Msk (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos)
7879#define FSMC_PMEM2_MEMWAIT2 FSMC_PMEM2_MEMWAIT2_Msk
7880#define FSMC_PMEM2_MEMWAIT2_0 (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos)
7881#define FSMC_PMEM2_MEMWAIT2_1 (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos)
7882#define FSMC_PMEM2_MEMWAIT2_2 (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos)
7883#define FSMC_PMEM2_MEMWAIT2_3 (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos)
7884#define FSMC_PMEM2_MEMWAIT2_4 (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos)
7885#define FSMC_PMEM2_MEMWAIT2_5 (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos)
7886#define FSMC_PMEM2_MEMWAIT2_6 (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos)
7887#define FSMC_PMEM2_MEMWAIT2_7 (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos)
7889#define FSMC_PMEM2_MEMHOLD2_Pos (16U)
7890#define FSMC_PMEM2_MEMHOLD2_Msk (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos)
7891#define FSMC_PMEM2_MEMHOLD2 FSMC_PMEM2_MEMHOLD2_Msk
7892#define FSMC_PMEM2_MEMHOLD2_0 (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos)
7893#define FSMC_PMEM2_MEMHOLD2_1 (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos)
7894#define FSMC_PMEM2_MEMHOLD2_2 (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos)
7895#define FSMC_PMEM2_MEMHOLD2_3 (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos)
7896#define FSMC_PMEM2_MEMHOLD2_4 (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos)
7897#define FSMC_PMEM2_MEMHOLD2_5 (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos)
7898#define FSMC_PMEM2_MEMHOLD2_6 (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos)
7899#define FSMC_PMEM2_MEMHOLD2_7 (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos)
7901#define FSMC_PMEM2_MEMHIZ2_Pos (24U)
7902#define FSMC_PMEM2_MEMHIZ2_Msk (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos)
7903#define FSMC_PMEM2_MEMHIZ2 FSMC_PMEM2_MEMHIZ2_Msk
7904#define FSMC_PMEM2_MEMHIZ2_0 (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos)
7905#define FSMC_PMEM2_MEMHIZ2_1 (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos)
7906#define FSMC_PMEM2_MEMHIZ2_2 (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos)
7907#define FSMC_PMEM2_MEMHIZ2_3 (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos)
7908#define FSMC_PMEM2_MEMHIZ2_4 (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos)
7909#define FSMC_PMEM2_MEMHIZ2_5 (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos)
7910#define FSMC_PMEM2_MEMHIZ2_6 (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos)
7911#define FSMC_PMEM2_MEMHIZ2_7 (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos)
7913/****************** Bit definition for FSMC_PMEM3 register ******************/
7914#define FSMC_PMEM3_MEMSET3_Pos (0U)
7915#define FSMC_PMEM3_MEMSET3_Msk (0xFFUL << FSMC_PMEM3_MEMSET3_Pos)
7916#define FSMC_PMEM3_MEMSET3 FSMC_PMEM3_MEMSET3_Msk
7917#define FSMC_PMEM3_MEMSET3_0 (0x01UL << FSMC_PMEM3_MEMSET3_Pos)
7918#define FSMC_PMEM3_MEMSET3_1 (0x02UL << FSMC_PMEM3_MEMSET3_Pos)
7919#define FSMC_PMEM3_MEMSET3_2 (0x04UL << FSMC_PMEM3_MEMSET3_Pos)
7920#define FSMC_PMEM3_MEMSET3_3 (0x08UL << FSMC_PMEM3_MEMSET3_Pos)
7921#define FSMC_PMEM3_MEMSET3_4 (0x10UL << FSMC_PMEM3_MEMSET3_Pos)
7922#define FSMC_PMEM3_MEMSET3_5 (0x20UL << FSMC_PMEM3_MEMSET3_Pos)
7923#define FSMC_PMEM3_MEMSET3_6 (0x40UL << FSMC_PMEM3_MEMSET3_Pos)
7924#define FSMC_PMEM3_MEMSET3_7 (0x80UL << FSMC_PMEM3_MEMSET3_Pos)
7926#define FSMC_PMEM3_MEMWAIT3_Pos (8U)
7927#define FSMC_PMEM3_MEMWAIT3_Msk (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos)
7928#define FSMC_PMEM3_MEMWAIT3 FSMC_PMEM3_MEMWAIT3_Msk
7929#define FSMC_PMEM3_MEMWAIT3_0 (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos)
7930#define FSMC_PMEM3_MEMWAIT3_1 (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos)
7931#define FSMC_PMEM3_MEMWAIT3_2 (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos)
7932#define FSMC_PMEM3_MEMWAIT3_3 (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos)
7933#define FSMC_PMEM3_MEMWAIT3_4 (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos)
7934#define FSMC_PMEM3_MEMWAIT3_5 (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos)
7935#define FSMC_PMEM3_MEMWAIT3_6 (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos)
7936#define FSMC_PMEM3_MEMWAIT3_7 (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos)
7938#define FSMC_PMEM3_MEMHOLD3_Pos (16U)
7939#define FSMC_PMEM3_MEMHOLD3_Msk (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos)
7940#define FSMC_PMEM3_MEMHOLD3 FSMC_PMEM3_MEMHOLD3_Msk
7941#define FSMC_PMEM3_MEMHOLD3_0 (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos)
7942#define FSMC_PMEM3_MEMHOLD3_1 (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos)
7943#define FSMC_PMEM3_MEMHOLD3_2 (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos)
7944#define FSMC_PMEM3_MEMHOLD3_3 (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos)
7945#define FSMC_PMEM3_MEMHOLD3_4 (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos)
7946#define FSMC_PMEM3_MEMHOLD3_5 (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos)
7947#define FSMC_PMEM3_MEMHOLD3_6 (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos)
7948#define FSMC_PMEM3_MEMHOLD3_7 (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos)
7950#define FSMC_PMEM3_MEMHIZ3_Pos (24U)
7951#define FSMC_PMEM3_MEMHIZ3_Msk (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos)
7952#define FSMC_PMEM3_MEMHIZ3 FSMC_PMEM3_MEMHIZ3_Msk
7953#define FSMC_PMEM3_MEMHIZ3_0 (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos)
7954#define FSMC_PMEM3_MEMHIZ3_1 (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos)
7955#define FSMC_PMEM3_MEMHIZ3_2 (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos)
7956#define FSMC_PMEM3_MEMHIZ3_3 (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos)
7957#define FSMC_PMEM3_MEMHIZ3_4 (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos)
7958#define FSMC_PMEM3_MEMHIZ3_5 (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos)
7959#define FSMC_PMEM3_MEMHIZ3_6 (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos)
7960#define FSMC_PMEM3_MEMHIZ3_7 (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos)
7962/****************** Bit definition for FSMC_PMEM4 register ******************/
7963#define FSMC_PMEM4_MEMSET4_Pos (0U)
7964#define FSMC_PMEM4_MEMSET4_Msk (0xFFUL << FSMC_PMEM4_MEMSET4_Pos)
7965#define FSMC_PMEM4_MEMSET4 FSMC_PMEM4_MEMSET4_Msk
7966#define FSMC_PMEM4_MEMSET4_0 (0x01UL << FSMC_PMEM4_MEMSET4_Pos)
7967#define FSMC_PMEM4_MEMSET4_1 (0x02UL << FSMC_PMEM4_MEMSET4_Pos)
7968#define FSMC_PMEM4_MEMSET4_2 (0x04UL << FSMC_PMEM4_MEMSET4_Pos)
7969#define FSMC_PMEM4_MEMSET4_3 (0x08UL << FSMC_PMEM4_MEMSET4_Pos)
7970#define FSMC_PMEM4_MEMSET4_4 (0x10UL << FSMC_PMEM4_MEMSET4_Pos)
7971#define FSMC_PMEM4_MEMSET4_5 (0x20UL << FSMC_PMEM4_MEMSET4_Pos)
7972#define FSMC_PMEM4_MEMSET4_6 (0x40UL << FSMC_PMEM4_MEMSET4_Pos)
7973#define FSMC_PMEM4_MEMSET4_7 (0x80UL << FSMC_PMEM4_MEMSET4_Pos)
7975#define FSMC_PMEM4_MEMWAIT4_Pos (8U)
7976#define FSMC_PMEM4_MEMWAIT4_Msk (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos)
7977#define FSMC_PMEM4_MEMWAIT4 FSMC_PMEM4_MEMWAIT4_Msk
7978#define FSMC_PMEM4_MEMWAIT4_0 (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos)
7979#define FSMC_PMEM4_MEMWAIT4_1 (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos)
7980#define FSMC_PMEM4_MEMWAIT4_2 (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos)
7981#define FSMC_PMEM4_MEMWAIT4_3 (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos)
7982#define FSMC_PMEM4_MEMWAIT4_4 (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos)
7983#define FSMC_PMEM4_MEMWAIT4_5 (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos)
7984#define FSMC_PMEM4_MEMWAIT4_6 (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos)
7985#define FSMC_PMEM4_MEMWAIT4_7 (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos)
7987#define FSMC_PMEM4_MEMHOLD4_Pos (16U)
7988#define FSMC_PMEM4_MEMHOLD4_Msk (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos)
7989#define FSMC_PMEM4_MEMHOLD4 FSMC_PMEM4_MEMHOLD4_Msk
7990#define FSMC_PMEM4_MEMHOLD4_0 (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos)
7991#define FSMC_PMEM4_MEMHOLD4_1 (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos)
7992#define FSMC_PMEM4_MEMHOLD4_2 (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos)
7993#define FSMC_PMEM4_MEMHOLD4_3 (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos)
7994#define FSMC_PMEM4_MEMHOLD4_4 (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos)
7995#define FSMC_PMEM4_MEMHOLD4_5 (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos)
7996#define FSMC_PMEM4_MEMHOLD4_6 (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos)
7997#define FSMC_PMEM4_MEMHOLD4_7 (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos)
7999#define FSMC_PMEM4_MEMHIZ4_Pos (24U)
8000#define FSMC_PMEM4_MEMHIZ4_Msk (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos)
8001#define FSMC_PMEM4_MEMHIZ4 FSMC_PMEM4_MEMHIZ4_Msk
8002#define FSMC_PMEM4_MEMHIZ4_0 (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos)
8003#define FSMC_PMEM4_MEMHIZ4_1 (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos)
8004#define FSMC_PMEM4_MEMHIZ4_2 (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos)
8005#define FSMC_PMEM4_MEMHIZ4_3 (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos)
8006#define FSMC_PMEM4_MEMHIZ4_4 (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos)
8007#define FSMC_PMEM4_MEMHIZ4_5 (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos)
8008#define FSMC_PMEM4_MEMHIZ4_6 (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos)
8009#define FSMC_PMEM4_MEMHIZ4_7 (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos)
8011/****************** Bit definition for FSMC_PATT2 register ******************/
8012#define FSMC_PATT2_ATTSET2_Pos (0U)
8013#define FSMC_PATT2_ATTSET2_Msk (0xFFUL << FSMC_PATT2_ATTSET2_Pos)
8014#define FSMC_PATT2_ATTSET2 FSMC_PATT2_ATTSET2_Msk
8015#define FSMC_PATT2_ATTSET2_0 (0x01UL << FSMC_PATT2_ATTSET2_Pos)
8016#define FSMC_PATT2_ATTSET2_1 (0x02UL << FSMC_PATT2_ATTSET2_Pos)
8017#define FSMC_PATT2_ATTSET2_2 (0x04UL << FSMC_PATT2_ATTSET2_Pos)
8018#define FSMC_PATT2_ATTSET2_3 (0x08UL << FSMC_PATT2_ATTSET2_Pos)
8019#define FSMC_PATT2_ATTSET2_4 (0x10UL << FSMC_PATT2_ATTSET2_Pos)
8020#define FSMC_PATT2_ATTSET2_5 (0x20UL << FSMC_PATT2_ATTSET2_Pos)
8021#define FSMC_PATT2_ATTSET2_6 (0x40UL << FSMC_PATT2_ATTSET2_Pos)
8022#define FSMC_PATT2_ATTSET2_7 (0x80UL << FSMC_PATT2_ATTSET2_Pos)
8024#define FSMC_PATT2_ATTWAIT2_Pos (8U)
8025#define FSMC_PATT2_ATTWAIT2_Msk (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos)
8026#define FSMC_PATT2_ATTWAIT2 FSMC_PATT2_ATTWAIT2_Msk
8027#define FSMC_PATT2_ATTWAIT2_0 (0x01UL << FSMC_PATT2_ATTWAIT2_Pos)
8028#define FSMC_PATT2_ATTWAIT2_1 (0x02UL << FSMC_PATT2_ATTWAIT2_Pos)
8029#define FSMC_PATT2_ATTWAIT2_2 (0x04UL << FSMC_PATT2_ATTWAIT2_Pos)
8030#define FSMC_PATT2_ATTWAIT2_3 (0x08UL << FSMC_PATT2_ATTWAIT2_Pos)
8031#define FSMC_PATT2_ATTWAIT2_4 (0x10UL << FSMC_PATT2_ATTWAIT2_Pos)
8032#define FSMC_PATT2_ATTWAIT2_5 (0x20UL << FSMC_PATT2_ATTWAIT2_Pos)
8033#define FSMC_PATT2_ATTWAIT2_6 (0x40UL << FSMC_PATT2_ATTWAIT2_Pos)
8034#define FSMC_PATT2_ATTWAIT2_7 (0x80UL << FSMC_PATT2_ATTWAIT2_Pos)
8036#define FSMC_PATT2_ATTHOLD2_Pos (16U)
8037#define FSMC_PATT2_ATTHOLD2_Msk (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos)
8038#define FSMC_PATT2_ATTHOLD2 FSMC_PATT2_ATTHOLD2_Msk
8039#define FSMC_PATT2_ATTHOLD2_0 (0x01UL << FSMC_PATT2_ATTHOLD2_Pos)
8040#define FSMC_PATT2_ATTHOLD2_1 (0x02UL << FSMC_PATT2_ATTHOLD2_Pos)
8041#define FSMC_PATT2_ATTHOLD2_2 (0x04UL << FSMC_PATT2_ATTHOLD2_Pos)
8042#define FSMC_PATT2_ATTHOLD2_3 (0x08UL << FSMC_PATT2_ATTHOLD2_Pos)
8043#define FSMC_PATT2_ATTHOLD2_4 (0x10UL << FSMC_PATT2_ATTHOLD2_Pos)
8044#define FSMC_PATT2_ATTHOLD2_5 (0x20UL << FSMC_PATT2_ATTHOLD2_Pos)
8045#define FSMC_PATT2_ATTHOLD2_6 (0x40UL << FSMC_PATT2_ATTHOLD2_Pos)
8046#define FSMC_PATT2_ATTHOLD2_7 (0x80UL << FSMC_PATT2_ATTHOLD2_Pos)
8048#define FSMC_PATT2_ATTHIZ2_Pos (24U)
8049#define FSMC_PATT2_ATTHIZ2_Msk (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos)
8050#define FSMC_PATT2_ATTHIZ2 FSMC_PATT2_ATTHIZ2_Msk
8051#define FSMC_PATT2_ATTHIZ2_0 (0x01UL << FSMC_PATT2_ATTHIZ2_Pos)
8052#define FSMC_PATT2_ATTHIZ2_1 (0x02UL << FSMC_PATT2_ATTHIZ2_Pos)
8053#define FSMC_PATT2_ATTHIZ2_2 (0x04UL << FSMC_PATT2_ATTHIZ2_Pos)
8054#define FSMC_PATT2_ATTHIZ2_3 (0x08UL << FSMC_PATT2_ATTHIZ2_Pos)
8055#define FSMC_PATT2_ATTHIZ2_4 (0x10UL << FSMC_PATT2_ATTHIZ2_Pos)
8056#define FSMC_PATT2_ATTHIZ2_5 (0x20UL << FSMC_PATT2_ATTHIZ2_Pos)
8057#define FSMC_PATT2_ATTHIZ2_6 (0x40UL << FSMC_PATT2_ATTHIZ2_Pos)
8058#define FSMC_PATT2_ATTHIZ2_7 (0x80UL << FSMC_PATT2_ATTHIZ2_Pos)
8060/****************** Bit definition for FSMC_PATT3 register ******************/
8061#define FSMC_PATT3_ATTSET3_Pos (0U)
8062#define FSMC_PATT3_ATTSET3_Msk (0xFFUL << FSMC_PATT3_ATTSET3_Pos)
8063#define FSMC_PATT3_ATTSET3 FSMC_PATT3_ATTSET3_Msk
8064#define FSMC_PATT3_ATTSET3_0 (0x01UL << FSMC_PATT3_ATTSET3_Pos)
8065#define FSMC_PATT3_ATTSET3_1 (0x02UL << FSMC_PATT3_ATTSET3_Pos)
8066#define FSMC_PATT3_ATTSET3_2 (0x04UL << FSMC_PATT3_ATTSET3_Pos)
8067#define FSMC_PATT3_ATTSET3_3 (0x08UL << FSMC_PATT3_ATTSET3_Pos)
8068#define FSMC_PATT3_ATTSET3_4 (0x10UL << FSMC_PATT3_ATTSET3_Pos)
8069#define FSMC_PATT3_ATTSET3_5 (0x20UL << FSMC_PATT3_ATTSET3_Pos)
8070#define FSMC_PATT3_ATTSET3_6 (0x40UL << FSMC_PATT3_ATTSET3_Pos)
8071#define FSMC_PATT3_ATTSET3_7 (0x80UL << FSMC_PATT3_ATTSET3_Pos)
8073#define FSMC_PATT3_ATTWAIT3_Pos (8U)
8074#define FSMC_PATT3_ATTWAIT3_Msk (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos)
8075#define FSMC_PATT3_ATTWAIT3 FSMC_PATT3_ATTWAIT3_Msk
8076#define FSMC_PATT3_ATTWAIT3_0 (0x01UL << FSMC_PATT3_ATTWAIT3_Pos)
8077#define FSMC_PATT3_ATTWAIT3_1 (0x02UL << FSMC_PATT3_ATTWAIT3_Pos)
8078#define FSMC_PATT3_ATTWAIT3_2 (0x04UL << FSMC_PATT3_ATTWAIT3_Pos)
8079#define FSMC_PATT3_ATTWAIT3_3 (0x08UL << FSMC_PATT3_ATTWAIT3_Pos)
8080#define FSMC_PATT3_ATTWAIT3_4 (0x10UL << FSMC_PATT3_ATTWAIT3_Pos)
8081#define FSMC_PATT3_ATTWAIT3_5 (0x20UL << FSMC_PATT3_ATTWAIT3_Pos)
8082#define FSMC_PATT3_ATTWAIT3_6 (0x40UL << FSMC_PATT3_ATTWAIT3_Pos)
8083#define FSMC_PATT3_ATTWAIT3_7 (0x80UL << FSMC_PATT3_ATTWAIT3_Pos)
8085#define FSMC_PATT3_ATTHOLD3_Pos (16U)
8086#define FSMC_PATT3_ATTHOLD3_Msk (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos)
8087#define FSMC_PATT3_ATTHOLD3 FSMC_PATT3_ATTHOLD3_Msk
8088#define FSMC_PATT3_ATTHOLD3_0 (0x01UL << FSMC_PATT3_ATTHOLD3_Pos)
8089#define FSMC_PATT3_ATTHOLD3_1 (0x02UL << FSMC_PATT3_ATTHOLD3_Pos)
8090#define FSMC_PATT3_ATTHOLD3_2 (0x04UL << FSMC_PATT3_ATTHOLD3_Pos)
8091#define FSMC_PATT3_ATTHOLD3_3 (0x08UL << FSMC_PATT3_ATTHOLD3_Pos)
8092#define FSMC_PATT3_ATTHOLD3_4 (0x10UL << FSMC_PATT3_ATTHOLD3_Pos)
8093#define FSMC_PATT3_ATTHOLD3_5 (0x20UL << FSMC_PATT3_ATTHOLD3_Pos)
8094#define FSMC_PATT3_ATTHOLD3_6 (0x40UL << FSMC_PATT3_ATTHOLD3_Pos)
8095#define FSMC_PATT3_ATTHOLD3_7 (0x80UL << FSMC_PATT3_ATTHOLD3_Pos)
8097#define FSMC_PATT3_ATTHIZ3_Pos (24U)
8098#define FSMC_PATT3_ATTHIZ3_Msk (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos)
8099#define FSMC_PATT3_ATTHIZ3 FSMC_PATT3_ATTHIZ3_Msk
8100#define FSMC_PATT3_ATTHIZ3_0 (0x01UL << FSMC_PATT3_ATTHIZ3_Pos)
8101#define FSMC_PATT3_ATTHIZ3_1 (0x02UL << FSMC_PATT3_ATTHIZ3_Pos)
8102#define FSMC_PATT3_ATTHIZ3_2 (0x04UL << FSMC_PATT3_ATTHIZ3_Pos)
8103#define FSMC_PATT3_ATTHIZ3_3 (0x08UL << FSMC_PATT3_ATTHIZ3_Pos)
8104#define FSMC_PATT3_ATTHIZ3_4 (0x10UL << FSMC_PATT3_ATTHIZ3_Pos)
8105#define FSMC_PATT3_ATTHIZ3_5 (0x20UL << FSMC_PATT3_ATTHIZ3_Pos)
8106#define FSMC_PATT3_ATTHIZ3_6 (0x40UL << FSMC_PATT3_ATTHIZ3_Pos)
8107#define FSMC_PATT3_ATTHIZ3_7 (0x80UL << FSMC_PATT3_ATTHIZ3_Pos)
8109/****************** Bit definition for FSMC_PATT4 register ******************/
8110#define FSMC_PATT4_ATTSET4_Pos (0U)
8111#define FSMC_PATT4_ATTSET4_Msk (0xFFUL << FSMC_PATT4_ATTSET4_Pos)
8112#define FSMC_PATT4_ATTSET4 FSMC_PATT4_ATTSET4_Msk
8113#define FSMC_PATT4_ATTSET4_0 (0x01UL << FSMC_PATT4_ATTSET4_Pos)
8114#define FSMC_PATT4_ATTSET4_1 (0x02UL << FSMC_PATT4_ATTSET4_Pos)
8115#define FSMC_PATT4_ATTSET4_2 (0x04UL << FSMC_PATT4_ATTSET4_Pos)
8116#define FSMC_PATT4_ATTSET4_3 (0x08UL << FSMC_PATT4_ATTSET4_Pos)
8117#define FSMC_PATT4_ATTSET4_4 (0x10UL << FSMC_PATT4_ATTSET4_Pos)
8118#define FSMC_PATT4_ATTSET4_5 (0x20UL << FSMC_PATT4_ATTSET4_Pos)
8119#define FSMC_PATT4_ATTSET4_6 (0x40UL << FSMC_PATT4_ATTSET4_Pos)
8120#define FSMC_PATT4_ATTSET4_7 (0x80UL << FSMC_PATT4_ATTSET4_Pos)
8122#define FSMC_PATT4_ATTWAIT4_Pos (8U)
8123#define FSMC_PATT4_ATTWAIT4_Msk (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos)
8124#define FSMC_PATT4_ATTWAIT4 FSMC_PATT4_ATTWAIT4_Msk
8125#define FSMC_PATT4_ATTWAIT4_0 (0x01UL << FSMC_PATT4_ATTWAIT4_Pos)
8126#define FSMC_PATT4_ATTWAIT4_1 (0x02UL << FSMC_PATT4_ATTWAIT4_Pos)
8127#define FSMC_PATT4_ATTWAIT4_2 (0x04UL << FSMC_PATT4_ATTWAIT4_Pos)
8128#define FSMC_PATT4_ATTWAIT4_3 (0x08UL << FSMC_PATT4_ATTWAIT4_Pos)
8129#define FSMC_PATT4_ATTWAIT4_4 (0x10UL << FSMC_PATT4_ATTWAIT4_Pos)
8130#define FSMC_PATT4_ATTWAIT4_5 (0x20UL << FSMC_PATT4_ATTWAIT4_Pos)
8131#define FSMC_PATT4_ATTWAIT4_6 (0x40UL << FSMC_PATT4_ATTWAIT4_Pos)
8132#define FSMC_PATT4_ATTWAIT4_7 (0x80UL << FSMC_PATT4_ATTWAIT4_Pos)
8134#define FSMC_PATT4_ATTHOLD4_Pos (16U)
8135#define FSMC_PATT4_ATTHOLD4_Msk (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos)
8136#define FSMC_PATT4_ATTHOLD4 FSMC_PATT4_ATTHOLD4_Msk
8137#define FSMC_PATT4_ATTHOLD4_0 (0x01UL << FSMC_PATT4_ATTHOLD4_Pos)
8138#define FSMC_PATT4_ATTHOLD4_1 (0x02UL << FSMC_PATT4_ATTHOLD4_Pos)
8139#define FSMC_PATT4_ATTHOLD4_2 (0x04UL << FSMC_PATT4_ATTHOLD4_Pos)
8140#define FSMC_PATT4_ATTHOLD4_3 (0x08UL << FSMC_PATT4_ATTHOLD4_Pos)
8141#define FSMC_PATT4_ATTHOLD4_4 (0x10UL << FSMC_PATT4_ATTHOLD4_Pos)
8142#define FSMC_PATT4_ATTHOLD4_5 (0x20UL << FSMC_PATT4_ATTHOLD4_Pos)
8143#define FSMC_PATT4_ATTHOLD4_6 (0x40UL << FSMC_PATT4_ATTHOLD4_Pos)
8144#define FSMC_PATT4_ATTHOLD4_7 (0x80UL << FSMC_PATT4_ATTHOLD4_Pos)
8146#define FSMC_PATT4_ATTHIZ4_Pos (24U)
8147#define FSMC_PATT4_ATTHIZ4_Msk (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos)
8148#define FSMC_PATT4_ATTHIZ4 FSMC_PATT4_ATTHIZ4_Msk
8149#define FSMC_PATT4_ATTHIZ4_0 (0x01UL << FSMC_PATT4_ATTHIZ4_Pos)
8150#define FSMC_PATT4_ATTHIZ4_1 (0x02UL << FSMC_PATT4_ATTHIZ4_Pos)
8151#define FSMC_PATT4_ATTHIZ4_2 (0x04UL << FSMC_PATT4_ATTHIZ4_Pos)
8152#define FSMC_PATT4_ATTHIZ4_3 (0x08UL << FSMC_PATT4_ATTHIZ4_Pos)
8153#define FSMC_PATT4_ATTHIZ4_4 (0x10UL << FSMC_PATT4_ATTHIZ4_Pos)
8154#define FSMC_PATT4_ATTHIZ4_5 (0x20UL << FSMC_PATT4_ATTHIZ4_Pos)
8155#define FSMC_PATT4_ATTHIZ4_6 (0x40UL << FSMC_PATT4_ATTHIZ4_Pos)
8156#define FSMC_PATT4_ATTHIZ4_7 (0x80UL << FSMC_PATT4_ATTHIZ4_Pos)
8158/****************** Bit definition for FSMC_PIO4 register *******************/
8159#define FSMC_PIO4_IOSET4_Pos (0U)
8160#define FSMC_PIO4_IOSET4_Msk (0xFFUL << FSMC_PIO4_IOSET4_Pos)
8161#define FSMC_PIO4_IOSET4 FSMC_PIO4_IOSET4_Msk
8162#define FSMC_PIO4_IOSET4_0 (0x01UL << FSMC_PIO4_IOSET4_Pos)
8163#define FSMC_PIO4_IOSET4_1 (0x02UL << FSMC_PIO4_IOSET4_Pos)
8164#define FSMC_PIO4_IOSET4_2 (0x04UL << FSMC_PIO4_IOSET4_Pos)
8165#define FSMC_PIO4_IOSET4_3 (0x08UL << FSMC_PIO4_IOSET4_Pos)
8166#define FSMC_PIO4_IOSET4_4 (0x10UL << FSMC_PIO4_IOSET4_Pos)
8167#define FSMC_PIO4_IOSET4_5 (0x20UL << FSMC_PIO4_IOSET4_Pos)
8168#define FSMC_PIO4_IOSET4_6 (0x40UL << FSMC_PIO4_IOSET4_Pos)
8169#define FSMC_PIO4_IOSET4_7 (0x80UL << FSMC_PIO4_IOSET4_Pos)
8171#define FSMC_PIO4_IOWAIT4_Pos (8U)
8172#define FSMC_PIO4_IOWAIT4_Msk (0xFFUL << FSMC_PIO4_IOWAIT4_Pos)
8173#define FSMC_PIO4_IOWAIT4 FSMC_PIO4_IOWAIT4_Msk
8174#define FSMC_PIO4_IOWAIT4_0 (0x01UL << FSMC_PIO4_IOWAIT4_Pos)
8175#define FSMC_PIO4_IOWAIT4_1 (0x02UL << FSMC_PIO4_IOWAIT4_Pos)
8176#define FSMC_PIO4_IOWAIT4_2 (0x04UL << FSMC_PIO4_IOWAIT4_Pos)
8177#define FSMC_PIO4_IOWAIT4_3 (0x08UL << FSMC_PIO4_IOWAIT4_Pos)
8178#define FSMC_PIO4_IOWAIT4_4 (0x10UL << FSMC_PIO4_IOWAIT4_Pos)
8179#define FSMC_PIO4_IOWAIT4_5 (0x20UL << FSMC_PIO4_IOWAIT4_Pos)
8180#define FSMC_PIO4_IOWAIT4_6 (0x40UL << FSMC_PIO4_IOWAIT4_Pos)
8181#define FSMC_PIO4_IOWAIT4_7 (0x80UL << FSMC_PIO4_IOWAIT4_Pos)
8183#define FSMC_PIO4_IOHOLD4_Pos (16U)
8184#define FSMC_PIO4_IOHOLD4_Msk (0xFFUL << FSMC_PIO4_IOHOLD4_Pos)
8185#define FSMC_PIO4_IOHOLD4 FSMC_PIO4_IOHOLD4_Msk
8186#define FSMC_PIO4_IOHOLD4_0 (0x01UL << FSMC_PIO4_IOHOLD4_Pos)
8187#define FSMC_PIO4_IOHOLD4_1 (0x02UL << FSMC_PIO4_IOHOLD4_Pos)
8188#define FSMC_PIO4_IOHOLD4_2 (0x04UL << FSMC_PIO4_IOHOLD4_Pos)
8189#define FSMC_PIO4_IOHOLD4_3 (0x08UL << FSMC_PIO4_IOHOLD4_Pos)
8190#define FSMC_PIO4_IOHOLD4_4 (0x10UL << FSMC_PIO4_IOHOLD4_Pos)
8191#define FSMC_PIO4_IOHOLD4_5 (0x20UL << FSMC_PIO4_IOHOLD4_Pos)
8192#define FSMC_PIO4_IOHOLD4_6 (0x40UL << FSMC_PIO4_IOHOLD4_Pos)
8193#define FSMC_PIO4_IOHOLD4_7 (0x80UL << FSMC_PIO4_IOHOLD4_Pos)
8195#define FSMC_PIO4_IOHIZ4_Pos (24U)
8196#define FSMC_PIO4_IOHIZ4_Msk (0xFFUL << FSMC_PIO4_IOHIZ4_Pos)
8197#define FSMC_PIO4_IOHIZ4 FSMC_PIO4_IOHIZ4_Msk
8198#define FSMC_PIO4_IOHIZ4_0 (0x01UL << FSMC_PIO4_IOHIZ4_Pos)
8199#define FSMC_PIO4_IOHIZ4_1 (0x02UL << FSMC_PIO4_IOHIZ4_Pos)
8200#define FSMC_PIO4_IOHIZ4_2 (0x04UL << FSMC_PIO4_IOHIZ4_Pos)
8201#define FSMC_PIO4_IOHIZ4_3 (0x08UL << FSMC_PIO4_IOHIZ4_Pos)
8202#define FSMC_PIO4_IOHIZ4_4 (0x10UL << FSMC_PIO4_IOHIZ4_Pos)
8203#define FSMC_PIO4_IOHIZ4_5 (0x20UL << FSMC_PIO4_IOHIZ4_Pos)
8204#define FSMC_PIO4_IOHIZ4_6 (0x40UL << FSMC_PIO4_IOHIZ4_Pos)
8205#define FSMC_PIO4_IOHIZ4_7 (0x80UL << FSMC_PIO4_IOHIZ4_Pos)
8207/****************** Bit definition for FSMC_ECCR2 register ******************/
8208#define FSMC_ECCR2_ECC2_Pos (0U)
8209#define FSMC_ECCR2_ECC2_Msk (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos)
8210#define FSMC_ECCR2_ECC2 FSMC_ECCR2_ECC2_Msk
8212/****************** Bit definition for FSMC_ECCR3 register ******************/
8213#define FSMC_ECCR3_ECC3_Pos (0U)
8214#define FSMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos)
8215#define FSMC_ECCR3_ECC3 FSMC_ECCR3_ECC3_Msk
8217/******************************************************************************/
8218/* */
8219/* General Purpose I/O */
8220/* */
8221/******************************************************************************/
8222/****************** Bits definition for GPIO_MODER register *****************/
8223#define GPIO_MODER_MODER0_Pos (0U)
8224#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)
8225#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
8226#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)
8227#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)
8228#define GPIO_MODER_MODER1_Pos (2U)
8229#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)
8230#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
8231#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)
8232#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)
8233#define GPIO_MODER_MODER2_Pos (4U)
8234#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)
8235#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
8236#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)
8237#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)
8238#define GPIO_MODER_MODER3_Pos (6U)
8239#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)
8240#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
8241#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)
8242#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)
8243#define GPIO_MODER_MODER4_Pos (8U)
8244#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)
8245#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
8246#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)
8247#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)
8248#define GPIO_MODER_MODER5_Pos (10U)
8249#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)
8250#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
8251#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)
8252#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)
8253#define GPIO_MODER_MODER6_Pos (12U)
8254#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)
8255#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
8256#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)
8257#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)
8258#define GPIO_MODER_MODER7_Pos (14U)
8259#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)
8260#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
8261#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)
8262#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)
8263#define GPIO_MODER_MODER8_Pos (16U)
8264#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)
8265#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
8266#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)
8267#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)
8268#define GPIO_MODER_MODER9_Pos (18U)
8269#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)
8270#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
8271#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)
8272#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)
8273#define GPIO_MODER_MODER10_Pos (20U)
8274#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)
8275#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
8276#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)
8277#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)
8278#define GPIO_MODER_MODER11_Pos (22U)
8279#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)
8280#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
8281#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)
8282#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)
8283#define GPIO_MODER_MODER12_Pos (24U)
8284#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)
8285#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
8286#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)
8287#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)
8288#define GPIO_MODER_MODER13_Pos (26U)
8289#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)
8290#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
8291#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)
8292#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)
8293#define GPIO_MODER_MODER14_Pos (28U)
8294#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)
8295#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
8296#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)
8297#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)
8298#define GPIO_MODER_MODER15_Pos (30U)
8299#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)
8300#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
8301#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)
8302#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)
8304/* Legacy defines */
8305#define GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos
8306#define GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk
8307#define GPIO_MODER_MODE0 GPIO_MODER_MODER0
8308#define GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0
8309#define GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1
8310#define GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos
8311#define GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk
8312#define GPIO_MODER_MODE1 GPIO_MODER_MODER1
8313#define GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0
8314#define GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1
8315#define GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_Pos
8316#define GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk
8317#define GPIO_MODER_MODE2 GPIO_MODER_MODER2
8318#define GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0
8319#define GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1
8320#define GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos
8321#define GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk
8322#define GPIO_MODER_MODE3 GPIO_MODER_MODER3
8323#define GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0
8324#define GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1
8325#define GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos
8326#define GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk
8327#define GPIO_MODER_MODE4 GPIO_MODER_MODER4
8328#define GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0
8329#define GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1
8330#define GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos
8331#define GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk
8332#define GPIO_MODER_MODE5 GPIO_MODER_MODER5
8333#define GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0
8334#define GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1
8335#define GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos
8336#define GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk
8337#define GPIO_MODER_MODE6 GPIO_MODER_MODER6
8338#define GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0
8339#define GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1
8340#define GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos
8341#define GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk
8342#define GPIO_MODER_MODE7 GPIO_MODER_MODER7
8343#define GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0
8344#define GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1
8345#define GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos
8346#define GPIO_MODER_MODE8_Msk GPIO_MODER_MODER8_Msk
8347#define GPIO_MODER_MODE8 GPIO_MODER_MODER8
8348#define GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0
8349#define GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1
8350#define GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos
8351#define GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk
8352#define GPIO_MODER_MODE9 GPIO_MODER_MODER9
8353#define GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0
8354#define GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1
8355#define GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos
8356#define GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk
8357#define GPIO_MODER_MODE10 GPIO_MODER_MODER10
8358#define GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0
8359#define GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1
8360#define GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos
8361#define GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk
8362#define GPIO_MODER_MODE11 GPIO_MODER_MODER11
8363#define GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0
8364#define GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1
8365#define GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos
8366#define GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk
8367#define GPIO_MODER_MODE12 GPIO_MODER_MODER12
8368#define GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0
8369#define GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1
8370#define GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos
8371#define GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk
8372#define GPIO_MODER_MODE13 GPIO_MODER_MODER13
8373#define GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0
8374#define GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1
8375#define GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos
8376#define GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk
8377#define GPIO_MODER_MODE14 GPIO_MODER_MODER14
8378#define GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0
8379#define GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1
8380#define GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos
8381#define GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk
8382#define GPIO_MODER_MODE15 GPIO_MODER_MODER15
8383#define GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0
8384#define GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1
8385
8386/****************** Bits definition for GPIO_OTYPER register ****************/
8387#define GPIO_OTYPER_OT0_Pos (0U)
8388#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)
8389#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
8390#define GPIO_OTYPER_OT1_Pos (1U)
8391#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)
8392#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
8393#define GPIO_OTYPER_OT2_Pos (2U)
8394#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)
8395#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
8396#define GPIO_OTYPER_OT3_Pos (3U)
8397#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)
8398#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
8399#define GPIO_OTYPER_OT4_Pos (4U)
8400#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)
8401#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
8402#define GPIO_OTYPER_OT5_Pos (5U)
8403#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)
8404#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
8405#define GPIO_OTYPER_OT6_Pos (6U)
8406#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)
8407#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
8408#define GPIO_OTYPER_OT7_Pos (7U)
8409#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)
8410#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
8411#define GPIO_OTYPER_OT8_Pos (8U)
8412#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)
8413#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
8414#define GPIO_OTYPER_OT9_Pos (9U)
8415#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)
8416#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
8417#define GPIO_OTYPER_OT10_Pos (10U)
8418#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)
8419#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
8420#define GPIO_OTYPER_OT11_Pos (11U)
8421#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)
8422#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
8423#define GPIO_OTYPER_OT12_Pos (12U)
8424#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)
8425#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
8426#define GPIO_OTYPER_OT13_Pos (13U)
8427#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)
8428#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
8429#define GPIO_OTYPER_OT14_Pos (14U)
8430#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)
8431#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
8432#define GPIO_OTYPER_OT15_Pos (15U)
8433#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)
8434#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
8435
8436/* Legacy defines */
8437#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
8438#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
8439#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
8440#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
8441#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
8442#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
8443#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
8444#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
8445#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
8446#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
8447#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
8448#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
8449#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
8450#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
8451#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
8452#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
8453
8454/****************** Bits definition for GPIO_OSPEEDR register ***************/
8455#define GPIO_OSPEEDR_OSPEED0_Pos (0U)
8456#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)
8457#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
8458#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)
8459#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)
8460#define GPIO_OSPEEDR_OSPEED1_Pos (2U)
8461#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)
8462#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
8463#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)
8464#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)
8465#define GPIO_OSPEEDR_OSPEED2_Pos (4U)
8466#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)
8467#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
8468#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)
8469#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)
8470#define GPIO_OSPEEDR_OSPEED3_Pos (6U)
8471#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)
8472#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
8473#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)
8474#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)
8475#define GPIO_OSPEEDR_OSPEED4_Pos (8U)
8476#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)
8477#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
8478#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)
8479#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)
8480#define GPIO_OSPEEDR_OSPEED5_Pos (10U)
8481#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)
8482#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
8483#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)
8484#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)
8485#define GPIO_OSPEEDR_OSPEED6_Pos (12U)
8486#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)
8487#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
8488#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)
8489#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)
8490#define GPIO_OSPEEDR_OSPEED7_Pos (14U)
8491#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)
8492#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
8493#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)
8494#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)
8495#define GPIO_OSPEEDR_OSPEED8_Pos (16U)
8496#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)
8497#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
8498#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)
8499#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)
8500#define GPIO_OSPEEDR_OSPEED9_Pos (18U)
8501#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)
8502#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
8503#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)
8504#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)
8505#define GPIO_OSPEEDR_OSPEED10_Pos (20U)
8506#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)
8507#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
8508#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)
8509#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)
8510#define GPIO_OSPEEDR_OSPEED11_Pos (22U)
8511#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)
8512#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
8513#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)
8514#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)
8515#define GPIO_OSPEEDR_OSPEED12_Pos (24U)
8516#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)
8517#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
8518#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)
8519#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)
8520#define GPIO_OSPEEDR_OSPEED13_Pos (26U)
8521#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)
8522#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
8523#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)
8524#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)
8525#define GPIO_OSPEEDR_OSPEED14_Pos (28U)
8526#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)
8527#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
8528#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)
8529#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)
8530#define GPIO_OSPEEDR_OSPEED15_Pos (30U)
8531#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)
8532#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
8533#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)
8534#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)
8536/* Legacy defines */
8537#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
8538#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
8539#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
8540#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
8541#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
8542#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
8543#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
8544#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
8545#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
8546#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
8547#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
8548#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
8549#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
8550#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
8551#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
8552#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
8553#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
8554#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
8555#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
8556#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
8557#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
8558#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
8559#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
8560#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
8561#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
8562#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
8563#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
8564#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
8565#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
8566#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
8567#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
8568#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
8569#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
8570#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
8571#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
8572#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
8573#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
8574#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
8575#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
8576#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
8577#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
8578#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
8579#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
8580#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
8581#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
8582#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
8583#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
8584#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
8585
8586/****************** Bits definition for GPIO_PUPDR register *****************/
8587#define GPIO_PUPDR_PUPD0_Pos (0U)
8588#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos)
8589#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
8590#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos)
8591#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos)
8592#define GPIO_PUPDR_PUPD1_Pos (2U)
8593#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos)
8594#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
8595#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos)
8596#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos)
8597#define GPIO_PUPDR_PUPD2_Pos (4U)
8598#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos)
8599#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
8600#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos)
8601#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos)
8602#define GPIO_PUPDR_PUPD3_Pos (6U)
8603#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos)
8604#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
8605#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos)
8606#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos)
8607#define GPIO_PUPDR_PUPD4_Pos (8U)
8608#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos)
8609#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
8610#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos)
8611#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos)
8612#define GPIO_PUPDR_PUPD5_Pos (10U)
8613#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos)
8614#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
8615#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos)
8616#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos)
8617#define GPIO_PUPDR_PUPD6_Pos (12U)
8618#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos)
8619#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
8620#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos)
8621#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos)
8622#define GPIO_PUPDR_PUPD7_Pos (14U)
8623#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos)
8624#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
8625#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos)
8626#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos)
8627#define GPIO_PUPDR_PUPD8_Pos (16U)
8628#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos)
8629#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
8630#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos)
8631#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos)
8632#define GPIO_PUPDR_PUPD9_Pos (18U)
8633#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos)
8634#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
8635#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos)
8636#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos)
8637#define GPIO_PUPDR_PUPD10_Pos (20U)
8638#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos)
8639#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
8640#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos)
8641#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos)
8642#define GPIO_PUPDR_PUPD11_Pos (22U)
8643#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos)
8644#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
8645#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos)
8646#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos)
8647#define GPIO_PUPDR_PUPD12_Pos (24U)
8648#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos)
8649#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
8650#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos)
8651#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos)
8652#define GPIO_PUPDR_PUPD13_Pos (26U)
8653#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos)
8654#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
8655#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos)
8656#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos)
8657#define GPIO_PUPDR_PUPD14_Pos (28U)
8658#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)
8659#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
8660#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos)
8661#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos)
8662#define GPIO_PUPDR_PUPD15_Pos (30U)
8663#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos)
8664#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
8665#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos)
8666#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos)
8668/* Legacy defines */
8669#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
8670#define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
8671#define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
8672#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
8673#define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
8674#define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
8675#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
8676#define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
8677#define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
8678#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
8679#define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
8680#define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
8681#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
8682#define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
8683#define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
8684#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
8685#define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
8686#define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
8687#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
8688#define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
8689#define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
8690#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
8691#define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
8692#define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
8693#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
8694#define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
8695#define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
8696#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
8697#define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
8698#define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
8699#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
8700#define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
8701#define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
8702#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
8703#define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
8704#define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
8705#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
8706#define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
8707#define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
8708#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
8709#define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
8710#define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
8711#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
8712#define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
8713#define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
8714#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
8715#define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
8716#define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
8717
8718/****************** Bits definition for GPIO_IDR register *******************/
8719#define GPIO_IDR_ID0_Pos (0U)
8720#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
8721#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
8722#define GPIO_IDR_ID1_Pos (1U)
8723#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
8724#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
8725#define GPIO_IDR_ID2_Pos (2U)
8726#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
8727#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
8728#define GPIO_IDR_ID3_Pos (3U)
8729#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
8730#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
8731#define GPIO_IDR_ID4_Pos (4U)
8732#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
8733#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
8734#define GPIO_IDR_ID5_Pos (5U)
8735#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
8736#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
8737#define GPIO_IDR_ID6_Pos (6U)
8738#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
8739#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
8740#define GPIO_IDR_ID7_Pos (7U)
8741#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
8742#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
8743#define GPIO_IDR_ID8_Pos (8U)
8744#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
8745#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
8746#define GPIO_IDR_ID9_Pos (9U)
8747#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
8748#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
8749#define GPIO_IDR_ID10_Pos (10U)
8750#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
8751#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
8752#define GPIO_IDR_ID11_Pos (11U)
8753#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
8754#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
8755#define GPIO_IDR_ID12_Pos (12U)
8756#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
8757#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
8758#define GPIO_IDR_ID13_Pos (13U)
8759#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
8760#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
8761#define GPIO_IDR_ID14_Pos (14U)
8762#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
8763#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
8764#define GPIO_IDR_ID15_Pos (15U)
8765#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
8766#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
8767
8768/* Legacy defines */
8769#define GPIO_IDR_IDR_0 GPIO_IDR_ID0
8770#define GPIO_IDR_IDR_1 GPIO_IDR_ID1
8771#define GPIO_IDR_IDR_2 GPIO_IDR_ID2
8772#define GPIO_IDR_IDR_3 GPIO_IDR_ID3
8773#define GPIO_IDR_IDR_4 GPIO_IDR_ID4
8774#define GPIO_IDR_IDR_5 GPIO_IDR_ID5
8775#define GPIO_IDR_IDR_6 GPIO_IDR_ID6
8776#define GPIO_IDR_IDR_7 GPIO_IDR_ID7
8777#define GPIO_IDR_IDR_8 GPIO_IDR_ID8
8778#define GPIO_IDR_IDR_9 GPIO_IDR_ID9
8779#define GPIO_IDR_IDR_10 GPIO_IDR_ID10
8780#define GPIO_IDR_IDR_11 GPIO_IDR_ID11
8781#define GPIO_IDR_IDR_12 GPIO_IDR_ID12
8782#define GPIO_IDR_IDR_13 GPIO_IDR_ID13
8783#define GPIO_IDR_IDR_14 GPIO_IDR_ID14
8784#define GPIO_IDR_IDR_15 GPIO_IDR_ID15
8785
8786/****************** Bits definition for GPIO_ODR register *******************/
8787#define GPIO_ODR_OD0_Pos (0U)
8788#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
8789#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
8790#define GPIO_ODR_OD1_Pos (1U)
8791#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
8792#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
8793#define GPIO_ODR_OD2_Pos (2U)
8794#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
8795#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
8796#define GPIO_ODR_OD3_Pos (3U)
8797#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
8798#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
8799#define GPIO_ODR_OD4_Pos (4U)
8800#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
8801#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
8802#define GPIO_ODR_OD5_Pos (5U)
8803#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
8804#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
8805#define GPIO_ODR_OD6_Pos (6U)
8806#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
8807#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
8808#define GPIO_ODR_OD7_Pos (7U)
8809#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
8810#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
8811#define GPIO_ODR_OD8_Pos (8U)
8812#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
8813#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
8814#define GPIO_ODR_OD9_Pos (9U)
8815#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
8816#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
8817#define GPIO_ODR_OD10_Pos (10U)
8818#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
8819#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
8820#define GPIO_ODR_OD11_Pos (11U)
8821#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
8822#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
8823#define GPIO_ODR_OD12_Pos (12U)
8824#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
8825#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
8826#define GPIO_ODR_OD13_Pos (13U)
8827#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
8828#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
8829#define GPIO_ODR_OD14_Pos (14U)
8830#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
8831#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
8832#define GPIO_ODR_OD15_Pos (15U)
8833#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
8834#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
8835/* Legacy defines */
8836#define GPIO_ODR_ODR_0 GPIO_ODR_OD0
8837#define GPIO_ODR_ODR_1 GPIO_ODR_OD1
8838#define GPIO_ODR_ODR_2 GPIO_ODR_OD2
8839#define GPIO_ODR_ODR_3 GPIO_ODR_OD3
8840#define GPIO_ODR_ODR_4 GPIO_ODR_OD4
8841#define GPIO_ODR_ODR_5 GPIO_ODR_OD5
8842#define GPIO_ODR_ODR_6 GPIO_ODR_OD6
8843#define GPIO_ODR_ODR_7 GPIO_ODR_OD7
8844#define GPIO_ODR_ODR_8 GPIO_ODR_OD8
8845#define GPIO_ODR_ODR_9 GPIO_ODR_OD9
8846#define GPIO_ODR_ODR_10 GPIO_ODR_OD10
8847#define GPIO_ODR_ODR_11 GPIO_ODR_OD11
8848#define GPIO_ODR_ODR_12 GPIO_ODR_OD12
8849#define GPIO_ODR_ODR_13 GPIO_ODR_OD13
8850#define GPIO_ODR_ODR_14 GPIO_ODR_OD14
8851#define GPIO_ODR_ODR_15 GPIO_ODR_OD15
8852
8853/****************** Bits definition for GPIO_BSRR register ******************/
8854#define GPIO_BSRR_BS0_Pos (0U)
8855#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
8856#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
8857#define GPIO_BSRR_BS1_Pos (1U)
8858#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
8859#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
8860#define GPIO_BSRR_BS2_Pos (2U)
8861#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
8862#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
8863#define GPIO_BSRR_BS3_Pos (3U)
8864#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
8865#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
8866#define GPIO_BSRR_BS4_Pos (4U)
8867#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
8868#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
8869#define GPIO_BSRR_BS5_Pos (5U)
8870#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
8871#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
8872#define GPIO_BSRR_BS6_Pos (6U)
8873#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
8874#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
8875#define GPIO_BSRR_BS7_Pos (7U)
8876#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
8877#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
8878#define GPIO_BSRR_BS8_Pos (8U)
8879#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
8880#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
8881#define GPIO_BSRR_BS9_Pos (9U)
8882#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
8883#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
8884#define GPIO_BSRR_BS10_Pos (10U)
8885#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
8886#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
8887#define GPIO_BSRR_BS11_Pos (11U)
8888#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
8889#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
8890#define GPIO_BSRR_BS12_Pos (12U)
8891#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
8892#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
8893#define GPIO_BSRR_BS13_Pos (13U)
8894#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
8895#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
8896#define GPIO_BSRR_BS14_Pos (14U)
8897#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
8898#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
8899#define GPIO_BSRR_BS15_Pos (15U)
8900#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
8901#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
8902#define GPIO_BSRR_BR0_Pos (16U)
8903#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
8904#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
8905#define GPIO_BSRR_BR1_Pos (17U)
8906#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
8907#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
8908#define GPIO_BSRR_BR2_Pos (18U)
8909#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
8910#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
8911#define GPIO_BSRR_BR3_Pos (19U)
8912#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
8913#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
8914#define GPIO_BSRR_BR4_Pos (20U)
8915#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
8916#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
8917#define GPIO_BSRR_BR5_Pos (21U)
8918#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
8919#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
8920#define GPIO_BSRR_BR6_Pos (22U)
8921#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
8922#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
8923#define GPIO_BSRR_BR7_Pos (23U)
8924#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
8925#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
8926#define GPIO_BSRR_BR8_Pos (24U)
8927#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
8928#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
8929#define GPIO_BSRR_BR9_Pos (25U)
8930#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
8931#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
8932#define GPIO_BSRR_BR10_Pos (26U)
8933#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
8934#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
8935#define GPIO_BSRR_BR11_Pos (27U)
8936#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
8937#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
8938#define GPIO_BSRR_BR12_Pos (28U)
8939#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
8940#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
8941#define GPIO_BSRR_BR13_Pos (29U)
8942#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
8943#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
8944#define GPIO_BSRR_BR14_Pos (30U)
8945#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
8946#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
8947#define GPIO_BSRR_BR15_Pos (31U)
8948#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
8949#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
8950
8951/* Legacy defines */
8952#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
8953#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
8954#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
8955#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
8956#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
8957#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
8958#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
8959#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
8960#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
8961#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
8962#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
8963#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
8964#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
8965#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
8966#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
8967#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
8968#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
8969#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
8970#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
8971#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
8972#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
8973#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
8974#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
8975#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
8976#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
8977#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
8978#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
8979#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
8980#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
8981#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
8982#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
8983#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
8984#define GPIO_BRR_BR0 GPIO_BSRR_BR0
8985#define GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos
8986#define GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk
8987#define GPIO_BRR_BR1 GPIO_BSRR_BR1
8988#define GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos
8989#define GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk
8990#define GPIO_BRR_BR2 GPIO_BSRR_BR2
8991#define GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos
8992#define GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk
8993#define GPIO_BRR_BR3 GPIO_BSRR_BR3
8994#define GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos
8995#define GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk
8996#define GPIO_BRR_BR4 GPIO_BSRR_BR4
8997#define GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos
8998#define GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk
8999#define GPIO_BRR_BR5 GPIO_BSRR_BR5
9000#define GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos
9001#define GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk
9002#define GPIO_BRR_BR6 GPIO_BSRR_BR6
9003#define GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos
9004#define GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk
9005#define GPIO_BRR_BR7 GPIO_BSRR_BR7
9006#define GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos
9007#define GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk
9008#define GPIO_BRR_BR8 GPIO_BSRR_BR8
9009#define GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos
9010#define GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk
9011#define GPIO_BRR_BR9 GPIO_BSRR_BR9
9012#define GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos
9013#define GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk
9014#define GPIO_BRR_BR10 GPIO_BSRR_BR10
9015#define GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos
9016#define GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk
9017#define GPIO_BRR_BR11 GPIO_BSRR_BR11
9018#define GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos
9019#define GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk
9020#define GPIO_BRR_BR12 GPIO_BSRR_BR12
9021#define GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos
9022#define GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk
9023#define GPIO_BRR_BR13 GPIO_BSRR_BR13
9024#define GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos
9025#define GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk
9026#define GPIO_BRR_BR14 GPIO_BSRR_BR14
9027#define GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos
9028#define GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk
9029#define GPIO_BRR_BR15 GPIO_BSRR_BR15
9030#define GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos
9031#define GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk
9032/****************** Bit definition for GPIO_LCKR register *********************/
9033#define GPIO_LCKR_LCK0_Pos (0U)
9034#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
9035#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
9036#define GPIO_LCKR_LCK1_Pos (1U)
9037#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
9038#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
9039#define GPIO_LCKR_LCK2_Pos (2U)
9040#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
9041#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
9042#define GPIO_LCKR_LCK3_Pos (3U)
9043#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
9044#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
9045#define GPIO_LCKR_LCK4_Pos (4U)
9046#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
9047#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
9048#define GPIO_LCKR_LCK5_Pos (5U)
9049#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
9050#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
9051#define GPIO_LCKR_LCK6_Pos (6U)
9052#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
9053#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
9054#define GPIO_LCKR_LCK7_Pos (7U)
9055#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
9056#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
9057#define GPIO_LCKR_LCK8_Pos (8U)
9058#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
9059#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
9060#define GPIO_LCKR_LCK9_Pos (9U)
9061#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
9062#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
9063#define GPIO_LCKR_LCK10_Pos (10U)
9064#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
9065#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
9066#define GPIO_LCKR_LCK11_Pos (11U)
9067#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
9068#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
9069#define GPIO_LCKR_LCK12_Pos (12U)
9070#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
9071#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
9072#define GPIO_LCKR_LCK13_Pos (13U)
9073#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
9074#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
9075#define GPIO_LCKR_LCK14_Pos (14U)
9076#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
9077#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
9078#define GPIO_LCKR_LCK15_Pos (15U)
9079#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
9080#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
9081#define GPIO_LCKR_LCKK_Pos (16U)
9082#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
9083#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
9084/****************** Bit definition for GPIO_AFRL register *********************/
9085#define GPIO_AFRL_AFSEL0_Pos (0U)
9086#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos)
9087#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
9088#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos)
9089#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos)
9090#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos)
9091#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos)
9092#define GPIO_AFRL_AFSEL1_Pos (4U)
9093#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos)
9094#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
9095#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos)
9096#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos)
9097#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos)
9098#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos)
9099#define GPIO_AFRL_AFSEL2_Pos (8U)
9100#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos)
9101#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
9102#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos)
9103#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos)
9104#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos)
9105#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos)
9106#define GPIO_AFRL_AFSEL3_Pos (12U)
9107#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos)
9108#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
9109#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos)
9110#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos)
9111#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos)
9112#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos)
9113#define GPIO_AFRL_AFSEL4_Pos (16U)
9114#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos)
9115#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
9116#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos)
9117#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos)
9118#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos)
9119#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos)
9120#define GPIO_AFRL_AFSEL5_Pos (20U)
9121#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos)
9122#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
9123#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos)
9124#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos)
9125#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos)
9126#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos)
9127#define GPIO_AFRL_AFSEL6_Pos (24U)
9128#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos)
9129#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
9130#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos)
9131#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos)
9132#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos)
9133#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos)
9134#define GPIO_AFRL_AFSEL7_Pos (28U)
9135#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos)
9136#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
9137#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos)
9138#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos)
9139#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos)
9140#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos)
9142/* Legacy defines */
9143#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
9144#define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
9145#define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
9146#define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
9147#define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
9148#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
9149#define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
9150#define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
9151#define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
9152#define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
9153#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
9154#define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
9155#define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
9156#define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
9157#define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
9158#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
9159#define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
9160#define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
9161#define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
9162#define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
9163#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
9164#define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
9165#define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
9166#define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
9167#define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
9168#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
9169#define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
9170#define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
9171#define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
9172#define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
9173#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
9174#define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
9175#define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
9176#define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
9177#define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
9178#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
9179#define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
9180#define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
9181#define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
9182#define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
9183
9184/****************** Bit definition for GPIO_AFRH register *********************/
9185#define GPIO_AFRH_AFSEL8_Pos (0U)
9186#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos)
9187#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
9188#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos)
9189#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos)
9190#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos)
9191#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos)
9192#define GPIO_AFRH_AFSEL9_Pos (4U)
9193#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos)
9194#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
9195#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos)
9196#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos)
9197#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos)
9198#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos)
9199#define GPIO_AFRH_AFSEL10_Pos (8U)
9200#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos)
9201#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
9202#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos)
9203#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos)
9204#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos)
9205#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos)
9206#define GPIO_AFRH_AFSEL11_Pos (12U)
9207#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos)
9208#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
9209#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos)
9210#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos)
9211#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos)
9212#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos)
9213#define GPIO_AFRH_AFSEL12_Pos (16U)
9214#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos)
9215#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
9216#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos)
9217#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos)
9218#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos)
9219#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos)
9220#define GPIO_AFRH_AFSEL13_Pos (20U)
9221#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos)
9222#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
9223#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos)
9224#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos)
9225#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos)
9226#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos)
9227#define GPIO_AFRH_AFSEL14_Pos (24U)
9228#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos)
9229#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
9230#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos)
9231#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos)
9232#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos)
9233#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos)
9234#define GPIO_AFRH_AFSEL15_Pos (28U)
9235#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos)
9236#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
9237#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos)
9238#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos)
9239#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos)
9240#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos)
9242/* Legacy defines */
9243#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
9244#define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
9245#define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
9246#define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
9247#define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
9248#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
9249#define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
9250#define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
9251#define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
9252#define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
9253#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
9254#define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
9255#define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
9256#define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
9257#define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
9258#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
9259#define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
9260#define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
9261#define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
9262#define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
9263#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
9264#define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
9265#define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
9266#define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
9267#define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
9268#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
9269#define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
9270#define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
9271#define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
9272#define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
9273#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
9274#define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
9275#define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
9276#define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
9277#define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
9278#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
9279#define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
9280#define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
9281#define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
9282#define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
9283
9284
9285/******************************************************************************/
9286/* */
9287/* HASH */
9288/* */
9289/******************************************************************************/
9290/****************** Bits definition for HASH_CR register ********************/
9291#define HASH_CR_INIT_Pos (2U)
9292#define HASH_CR_INIT_Msk (0x1UL << HASH_CR_INIT_Pos)
9293#define HASH_CR_INIT HASH_CR_INIT_Msk
9294#define HASH_CR_DMAE_Pos (3U)
9295#define HASH_CR_DMAE_Msk (0x1UL << HASH_CR_DMAE_Pos)
9296#define HASH_CR_DMAE HASH_CR_DMAE_Msk
9297#define HASH_CR_DATATYPE_Pos (4U)
9298#define HASH_CR_DATATYPE_Msk (0x3UL << HASH_CR_DATATYPE_Pos)
9299#define HASH_CR_DATATYPE HASH_CR_DATATYPE_Msk
9300#define HASH_CR_DATATYPE_0 (0x1UL << HASH_CR_DATATYPE_Pos)
9301#define HASH_CR_DATATYPE_1 (0x2UL << HASH_CR_DATATYPE_Pos)
9302#define HASH_CR_MODE_Pos (6U)
9303#define HASH_CR_MODE_Msk (0x1UL << HASH_CR_MODE_Pos)
9304#define HASH_CR_MODE HASH_CR_MODE_Msk
9305#define HASH_CR_ALGO_Pos (7U)
9306#define HASH_CR_ALGO_Msk (0x1UL << HASH_CR_ALGO_Pos)
9307#define HASH_CR_ALGO HASH_CR_ALGO_Msk
9308#define HASH_CR_ALGO_0 (0x1UL << HASH_CR_ALGO_Pos)
9309#define HASH_CR_NBW_Pos (8U)
9310#define HASH_CR_NBW_Msk (0xFUL << HASH_CR_NBW_Pos)
9311#define HASH_CR_NBW HASH_CR_NBW_Msk
9312#define HASH_CR_NBW_0 (0x1UL << HASH_CR_NBW_Pos)
9313#define HASH_CR_NBW_1 (0x2UL << HASH_CR_NBW_Pos)
9314#define HASH_CR_NBW_2 (0x4UL << HASH_CR_NBW_Pos)
9315#define HASH_CR_NBW_3 (0x8UL << HASH_CR_NBW_Pos)
9316#define HASH_CR_DINNE_Pos (12U)
9317#define HASH_CR_DINNE_Msk (0x1UL << HASH_CR_DINNE_Pos)
9318#define HASH_CR_DINNE HASH_CR_DINNE_Msk
9319#define HASH_CR_LKEY_Pos (16U)
9320#define HASH_CR_LKEY_Msk (0x1UL << HASH_CR_LKEY_Pos)
9321#define HASH_CR_LKEY HASH_CR_LKEY_Msk
9322
9323/****************** Bits definition for HASH_STR register *******************/
9324#define HASH_STR_NBLW_Pos (0U)
9325#define HASH_STR_NBLW_Msk (0x1FUL << HASH_STR_NBLW_Pos)
9326#define HASH_STR_NBLW HASH_STR_NBLW_Msk
9327#define HASH_STR_NBLW_0 (0x01UL << HASH_STR_NBLW_Pos)
9328#define HASH_STR_NBLW_1 (0x02UL << HASH_STR_NBLW_Pos)
9329#define HASH_STR_NBLW_2 (0x04UL << HASH_STR_NBLW_Pos)
9330#define HASH_STR_NBLW_3 (0x08UL << HASH_STR_NBLW_Pos)
9331#define HASH_STR_NBLW_4 (0x10UL << HASH_STR_NBLW_Pos)
9332#define HASH_STR_DCAL_Pos (8U)
9333#define HASH_STR_DCAL_Msk (0x1UL << HASH_STR_DCAL_Pos)
9334#define HASH_STR_DCAL HASH_STR_DCAL_Msk
9335/* Aliases for HASH_STR register */
9336#define HASH_STR_NBW HASH_STR_NBLW
9337#define HASH_STR_NBW_0 HASH_STR_NBLW_0
9338#define HASH_STR_NBW_1 HASH_STR_NBLW_1
9339#define HASH_STR_NBW_2 HASH_STR_NBLW_2
9340#define HASH_STR_NBW_3 HASH_STR_NBLW_3
9341#define HASH_STR_NBW_4 HASH_STR_NBLW_4
9342
9343/****************** Bits definition for HASH_IMR register *******************/
9344#define HASH_IMR_DINIE_Pos (0U)
9345#define HASH_IMR_DINIE_Msk (0x1UL << HASH_IMR_DINIE_Pos)
9346#define HASH_IMR_DINIE HASH_IMR_DINIE_Msk
9347#define HASH_IMR_DCIE_Pos (1U)
9348#define HASH_IMR_DCIE_Msk (0x1UL << HASH_IMR_DCIE_Pos)
9349#define HASH_IMR_DCIE HASH_IMR_DCIE_Msk
9350/* Aliases for HASH_IMR register */
9351#define HASH_IMR_DINIM HASH_IMR_DINIE
9352#define HASH_IMR_DCIM HASH_IMR_DCIE
9353
9354/****************** Bits definition for HASH_SR register ********************/
9355#define HASH_SR_DINIS_Pos (0U)
9356#define HASH_SR_DINIS_Msk (0x1UL << HASH_SR_DINIS_Pos)
9357#define HASH_SR_DINIS HASH_SR_DINIS_Msk
9358#define HASH_SR_DCIS_Pos (1U)
9359#define HASH_SR_DCIS_Msk (0x1UL << HASH_SR_DCIS_Pos)
9360#define HASH_SR_DCIS HASH_SR_DCIS_Msk
9361#define HASH_SR_DMAS_Pos (2U)
9362#define HASH_SR_DMAS_Msk (0x1UL << HASH_SR_DMAS_Pos)
9363#define HASH_SR_DMAS HASH_SR_DMAS_Msk
9364#define HASH_SR_BUSY_Pos (3U)
9365#define HASH_SR_BUSY_Msk (0x1UL << HASH_SR_BUSY_Pos)
9366#define HASH_SR_BUSY HASH_SR_BUSY_Msk
9367
9368/******************************************************************************/
9369/* */
9370/* Inter-integrated Circuit Interface */
9371/* */
9372/******************************************************************************/
9373/******************* Bit definition for I2C_CR1 register ********************/
9374#define I2C_CR1_PE_Pos (0U)
9375#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
9376#define I2C_CR1_PE I2C_CR1_PE_Msk
9377#define I2C_CR1_SMBUS_Pos (1U)
9378#define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos)
9379#define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk
9380#define I2C_CR1_SMBTYPE_Pos (3U)
9381#define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos)
9382#define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk
9383#define I2C_CR1_ENARP_Pos (4U)
9384#define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos)
9385#define I2C_CR1_ENARP I2C_CR1_ENARP_Msk
9386#define I2C_CR1_ENPEC_Pos (5U)
9387#define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos)
9388#define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk
9389#define I2C_CR1_ENGC_Pos (6U)
9390#define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos)
9391#define I2C_CR1_ENGC I2C_CR1_ENGC_Msk
9392#define I2C_CR1_NOSTRETCH_Pos (7U)
9393#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
9394#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
9395#define I2C_CR1_START_Pos (8U)
9396#define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos)
9397#define I2C_CR1_START I2C_CR1_START_Msk
9398#define I2C_CR1_STOP_Pos (9U)
9399#define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos)
9400#define I2C_CR1_STOP I2C_CR1_STOP_Msk
9401#define I2C_CR1_ACK_Pos (10U)
9402#define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos)
9403#define I2C_CR1_ACK I2C_CR1_ACK_Msk
9404#define I2C_CR1_POS_Pos (11U)
9405#define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos)
9406#define I2C_CR1_POS I2C_CR1_POS_Msk
9407#define I2C_CR1_PEC_Pos (12U)
9408#define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos)
9409#define I2C_CR1_PEC I2C_CR1_PEC_Msk
9410#define I2C_CR1_ALERT_Pos (13U)
9411#define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos)
9412#define I2C_CR1_ALERT I2C_CR1_ALERT_Msk
9413#define I2C_CR1_SWRST_Pos (15U)
9414#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos)
9415#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk
9417/******************* Bit definition for I2C_CR2 register ********************/
9418#define I2C_CR2_FREQ_Pos (0U)
9419#define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos)
9420#define I2C_CR2_FREQ I2C_CR2_FREQ_Msk
9421#define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos)
9422#define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos)
9423#define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos)
9424#define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos)
9425#define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos)
9426#define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos)
9428#define I2C_CR2_ITERREN_Pos (8U)
9429#define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos)
9430#define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk
9431#define I2C_CR2_ITEVTEN_Pos (9U)
9432#define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos)
9433#define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk
9434#define I2C_CR2_ITBUFEN_Pos (10U)
9435#define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos)
9436#define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk
9437#define I2C_CR2_DMAEN_Pos (11U)
9438#define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos)
9439#define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk
9440#define I2C_CR2_LAST_Pos (12U)
9441#define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos)
9442#define I2C_CR2_LAST I2C_CR2_LAST_Msk
9444/******************* Bit definition for I2C_OAR1 register *******************/
9445#define I2C_OAR1_ADD1_7 0x000000FEU
9446#define I2C_OAR1_ADD8_9 0x00000300U
9448#define I2C_OAR1_ADD0_Pos (0U)
9449#define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos)
9450#define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk
9451#define I2C_OAR1_ADD1_Pos (1U)
9452#define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos)
9453#define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk
9454#define I2C_OAR1_ADD2_Pos (2U)
9455#define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos)
9456#define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk
9457#define I2C_OAR1_ADD3_Pos (3U)
9458#define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos)
9459#define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk
9460#define I2C_OAR1_ADD4_Pos (4U)
9461#define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos)
9462#define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk
9463#define I2C_OAR1_ADD5_Pos (5U)
9464#define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos)
9465#define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk
9466#define I2C_OAR1_ADD6_Pos (6U)
9467#define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos)
9468#define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk
9469#define I2C_OAR1_ADD7_Pos (7U)
9470#define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos)
9471#define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk
9472#define I2C_OAR1_ADD8_Pos (8U)
9473#define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos)
9474#define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk
9475#define I2C_OAR1_ADD9_Pos (9U)
9476#define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos)
9477#define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk
9479#define I2C_OAR1_ADDMODE_Pos (15U)
9480#define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos)
9481#define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk
9483/******************* Bit definition for I2C_OAR2 register *******************/
9484#define I2C_OAR2_ENDUAL_Pos (0U)
9485#define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos)
9486#define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk
9487#define I2C_OAR2_ADD2_Pos (1U)
9488#define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos)
9489#define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk
9491/******************** Bit definition for I2C_DR register ********************/
9492#define I2C_DR_DR_Pos (0U)
9493#define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos)
9494#define I2C_DR_DR I2C_DR_DR_Msk
9496/******************* Bit definition for I2C_SR1 register ********************/
9497#define I2C_SR1_SB_Pos (0U)
9498#define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos)
9499#define I2C_SR1_SB I2C_SR1_SB_Msk
9500#define I2C_SR1_ADDR_Pos (1U)
9501#define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos)
9502#define I2C_SR1_ADDR I2C_SR1_ADDR_Msk
9503#define I2C_SR1_BTF_Pos (2U)
9504#define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos)
9505#define I2C_SR1_BTF I2C_SR1_BTF_Msk
9506#define I2C_SR1_ADD10_Pos (3U)
9507#define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos)
9508#define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk
9509#define I2C_SR1_STOPF_Pos (4U)
9510#define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos)
9511#define I2C_SR1_STOPF I2C_SR1_STOPF_Msk
9512#define I2C_SR1_RXNE_Pos (6U)
9513#define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos)
9514#define I2C_SR1_RXNE I2C_SR1_RXNE_Msk
9515#define I2C_SR1_TXE_Pos (7U)
9516#define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos)
9517#define I2C_SR1_TXE I2C_SR1_TXE_Msk
9518#define I2C_SR1_BERR_Pos (8U)
9519#define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos)
9520#define I2C_SR1_BERR I2C_SR1_BERR_Msk
9521#define I2C_SR1_ARLO_Pos (9U)
9522#define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos)
9523#define I2C_SR1_ARLO I2C_SR1_ARLO_Msk
9524#define I2C_SR1_AF_Pos (10U)
9525#define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos)
9526#define I2C_SR1_AF I2C_SR1_AF_Msk
9527#define I2C_SR1_OVR_Pos (11U)
9528#define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos)
9529#define I2C_SR1_OVR I2C_SR1_OVR_Msk
9530#define I2C_SR1_PECERR_Pos (12U)
9531#define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos)
9532#define I2C_SR1_PECERR I2C_SR1_PECERR_Msk
9533#define I2C_SR1_TIMEOUT_Pos (14U)
9534#define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos)
9535#define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk
9536#define I2C_SR1_SMBALERT_Pos (15U)
9537#define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos)
9538#define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk
9540/******************* Bit definition for I2C_SR2 register ********************/
9541#define I2C_SR2_MSL_Pos (0U)
9542#define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos)
9543#define I2C_SR2_MSL I2C_SR2_MSL_Msk
9544#define I2C_SR2_BUSY_Pos (1U)
9545#define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos)
9546#define I2C_SR2_BUSY I2C_SR2_BUSY_Msk
9547#define I2C_SR2_TRA_Pos (2U)
9548#define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos)
9549#define I2C_SR2_TRA I2C_SR2_TRA_Msk
9550#define I2C_SR2_GENCALL_Pos (4U)
9551#define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos)
9552#define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk
9553#define I2C_SR2_SMBDEFAULT_Pos (5U)
9554#define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos)
9555#define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk
9556#define I2C_SR2_SMBHOST_Pos (6U)
9557#define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos)
9558#define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk
9559#define I2C_SR2_DUALF_Pos (7U)
9560#define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos)
9561#define I2C_SR2_DUALF I2C_SR2_DUALF_Msk
9562#define I2C_SR2_PEC_Pos (8U)
9563#define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos)
9564#define I2C_SR2_PEC I2C_SR2_PEC_Msk
9566/******************* Bit definition for I2C_CCR register ********************/
9567#define I2C_CCR_CCR_Pos (0U)
9568#define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos)
9569#define I2C_CCR_CCR I2C_CCR_CCR_Msk
9570#define I2C_CCR_DUTY_Pos (14U)
9571#define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos)
9572#define I2C_CCR_DUTY I2C_CCR_DUTY_Msk
9573#define I2C_CCR_FS_Pos (15U)
9574#define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos)
9575#define I2C_CCR_FS I2C_CCR_FS_Msk
9577/****************** Bit definition for I2C_TRISE register *******************/
9578#define I2C_TRISE_TRISE_Pos (0U)
9579#define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos)
9580#define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk
9583/******************************************************************************/
9584/* */
9585/* Independent WATCHDOG */
9586/* */
9587/******************************************************************************/
9588/******************* Bit definition for IWDG_KR register ********************/
9589#define IWDG_KR_KEY_Pos (0U)
9590#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
9591#define IWDG_KR_KEY IWDG_KR_KEY_Msk
9593/******************* Bit definition for IWDG_PR register ********************/
9594#define IWDG_PR_PR_Pos (0U)
9595#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
9596#define IWDG_PR_PR IWDG_PR_PR_Msk
9597#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
9598#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
9599#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
9601/******************* Bit definition for IWDG_RLR register *******************/
9602#define IWDG_RLR_RL_Pos (0U)
9603#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
9604#define IWDG_RLR_RL IWDG_RLR_RL_Msk
9606/******************* Bit definition for IWDG_SR register ********************/
9607#define IWDG_SR_PVU_Pos (0U)
9608#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
9609#define IWDG_SR_PVU IWDG_SR_PVU_Msk
9610#define IWDG_SR_RVU_Pos (1U)
9611#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
9612#define IWDG_SR_RVU IWDG_SR_RVU_Msk
9616/******************************************************************************/
9617/* */
9618/* Power Control */
9619/* */
9620/******************************************************************************/
9621/******************** Bit definition for PWR_CR register ********************/
9622#define PWR_CR_LPDS_Pos (0U)
9623#define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos)
9624#define PWR_CR_LPDS PWR_CR_LPDS_Msk
9625#define PWR_CR_PDDS_Pos (1U)
9626#define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos)
9627#define PWR_CR_PDDS PWR_CR_PDDS_Msk
9628#define PWR_CR_CWUF_Pos (2U)
9629#define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos)
9630#define PWR_CR_CWUF PWR_CR_CWUF_Msk
9631#define PWR_CR_CSBF_Pos (3U)
9632#define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos)
9633#define PWR_CR_CSBF PWR_CR_CSBF_Msk
9634#define PWR_CR_PVDE_Pos (4U)
9635#define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos)
9636#define PWR_CR_PVDE PWR_CR_PVDE_Msk
9638#define PWR_CR_PLS_Pos (5U)
9639#define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos)
9640#define PWR_CR_PLS PWR_CR_PLS_Msk
9641#define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos)
9642#define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos)
9643#define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos)
9646#define PWR_CR_PLS_LEV0 0x00000000U
9647#define PWR_CR_PLS_LEV1 0x00000020U
9648#define PWR_CR_PLS_LEV2 0x00000040U
9649#define PWR_CR_PLS_LEV3 0x00000060U
9650#define PWR_CR_PLS_LEV4 0x00000080U
9651#define PWR_CR_PLS_LEV5 0x000000A0U
9652#define PWR_CR_PLS_LEV6 0x000000C0U
9653#define PWR_CR_PLS_LEV7 0x000000E0U
9654#define PWR_CR_DBP_Pos (8U)
9655#define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos)
9656#define PWR_CR_DBP PWR_CR_DBP_Msk
9657#define PWR_CR_FPDS_Pos (9U)
9658#define PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos)
9659#define PWR_CR_FPDS PWR_CR_FPDS_Msk
9660#define PWR_CR_VOS_Pos (14U)
9661#define PWR_CR_VOS_Msk (0x1UL << PWR_CR_VOS_Pos)
9662#define PWR_CR_VOS PWR_CR_VOS_Msk
9664/* Legacy define */
9665#define PWR_CR_PMODE PWR_CR_VOS
9666
9667/******************* Bit definition for PWR_CSR register ********************/
9668#define PWR_CSR_WUF_Pos (0U)
9669#define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos)
9670#define PWR_CSR_WUF PWR_CSR_WUF_Msk
9671#define PWR_CSR_SBF_Pos (1U)
9672#define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos)
9673#define PWR_CSR_SBF PWR_CSR_SBF_Msk
9674#define PWR_CSR_PVDO_Pos (2U)
9675#define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos)
9676#define PWR_CSR_PVDO PWR_CSR_PVDO_Msk
9677#define PWR_CSR_BRR_Pos (3U)
9678#define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos)
9679#define PWR_CSR_BRR PWR_CSR_BRR_Msk
9680#define PWR_CSR_EWUP_Pos (8U)
9681#define PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos)
9682#define PWR_CSR_EWUP PWR_CSR_EWUP_Msk
9683#define PWR_CSR_BRE_Pos (9U)
9684#define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos)
9685#define PWR_CSR_BRE PWR_CSR_BRE_Msk
9686#define PWR_CSR_VOSRDY_Pos (14U)
9687#define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos)
9688#define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk
9690/* Legacy define */
9691#define PWR_CSR_REGRDY PWR_CSR_VOSRDY
9692
9693/******************************************************************************/
9694/* */
9695/* Reset and Clock Control */
9696/* */
9697/******************************************************************************/
9698/******************** Bit definition for RCC_CR register ********************/
9699#define RCC_CR_HSION_Pos (0U)
9700#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
9701#define RCC_CR_HSION RCC_CR_HSION_Msk
9702#define RCC_CR_HSIRDY_Pos (1U)
9703#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
9704#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
9705
9706#define RCC_CR_HSITRIM_Pos (3U)
9707#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)
9708#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
9709#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)
9710#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)
9711#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)
9712#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)
9713#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)
9715#define RCC_CR_HSICAL_Pos (8U)
9716#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)
9717#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
9718#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)
9719#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)
9720#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)
9721#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)
9722#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)
9723#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)
9724#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)
9725#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)
9727#define RCC_CR_HSEON_Pos (16U)
9728#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
9729#define RCC_CR_HSEON RCC_CR_HSEON_Msk
9730#define RCC_CR_HSERDY_Pos (17U)
9731#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
9732#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
9733#define RCC_CR_HSEBYP_Pos (18U)
9734#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
9735#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
9736#define RCC_CR_CSSON_Pos (19U)
9737#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)
9738#define RCC_CR_CSSON RCC_CR_CSSON_Msk
9739#define RCC_CR_PLLON_Pos (24U)
9740#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
9741#define RCC_CR_PLLON RCC_CR_PLLON_Msk
9742#define RCC_CR_PLLRDY_Pos (25U)
9743#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
9744#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
9745/*
9746 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9747 */
9748#define RCC_PLLI2S_SUPPORT
9750#define RCC_CR_PLLI2SON_Pos (26U)
9751#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)
9752#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
9753#define RCC_CR_PLLI2SRDY_Pos (27U)
9754#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)
9755#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
9756
9757/******************** Bit definition for RCC_PLLCFGR register ***************/
9758#define RCC_PLLCFGR_PLLM_Pos (0U)
9759#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)
9760#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
9761#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)
9762#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)
9763#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)
9764#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)
9765#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)
9766#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)
9768#define RCC_PLLCFGR_PLLN_Pos (6U)
9769#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)
9770#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
9771#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)
9772#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)
9773#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)
9774#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)
9775#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)
9776#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)
9777#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)
9778#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)
9779#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)
9781#define RCC_PLLCFGR_PLLP_Pos (16U)
9782#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)
9783#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
9784#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)
9785#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)
9787#define RCC_PLLCFGR_PLLSRC_Pos (22U)
9788#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)
9789#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
9790#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
9791#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)
9792#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
9793#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
9794
9795#define RCC_PLLCFGR_PLLQ_Pos (24U)
9796#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)
9797#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
9798#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)
9799#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)
9800#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)
9801#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)
9804/******************** Bit definition for RCC_CFGR register ******************/
9806#define RCC_CFGR_SW_Pos (0U)
9807#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
9808#define RCC_CFGR_SW RCC_CFGR_SW_Msk
9809#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
9810#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
9812#define RCC_CFGR_SW_HSI 0x00000000U
9813#define RCC_CFGR_SW_HSE 0x00000001U
9814#define RCC_CFGR_SW_PLL 0x00000002U
9817#define RCC_CFGR_SWS_Pos (2U)
9818#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
9819#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk
9820#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
9821#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
9823#define RCC_CFGR_SWS_HSI 0x00000000U
9824#define RCC_CFGR_SWS_HSE 0x00000004U
9825#define RCC_CFGR_SWS_PLL 0x00000008U
9828#define RCC_CFGR_HPRE_Pos (4U)
9829#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
9830#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
9831#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
9832#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
9833#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
9834#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
9836#define RCC_CFGR_HPRE_DIV1 0x00000000U
9837#define RCC_CFGR_HPRE_DIV2 0x00000080U
9838#define RCC_CFGR_HPRE_DIV4 0x00000090U
9839#define RCC_CFGR_HPRE_DIV8 0x000000A0U
9840#define RCC_CFGR_HPRE_DIV16 0x000000B0U
9841#define RCC_CFGR_HPRE_DIV64 0x000000C0U
9842#define RCC_CFGR_HPRE_DIV128 0x000000D0U
9843#define RCC_CFGR_HPRE_DIV256 0x000000E0U
9844#define RCC_CFGR_HPRE_DIV512 0x000000F0U
9847#define RCC_CFGR_PPRE1_Pos (10U)
9848#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
9849#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
9850#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
9851#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
9852#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
9854#define RCC_CFGR_PPRE1_DIV1 0x00000000U
9855#define RCC_CFGR_PPRE1_DIV2 0x00001000U
9856#define RCC_CFGR_PPRE1_DIV4 0x00001400U
9857#define RCC_CFGR_PPRE1_DIV8 0x00001800U
9858#define RCC_CFGR_PPRE1_DIV16 0x00001C00U
9861#define RCC_CFGR_PPRE2_Pos (13U)
9862#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
9863#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
9864#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
9865#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
9866#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
9868#define RCC_CFGR_PPRE2_DIV1 0x00000000U
9869#define RCC_CFGR_PPRE2_DIV2 0x00008000U
9870#define RCC_CFGR_PPRE2_DIV4 0x0000A000U
9871#define RCC_CFGR_PPRE2_DIV8 0x0000C000U
9872#define RCC_CFGR_PPRE2_DIV16 0x0000E000U
9875#define RCC_CFGR_RTCPRE_Pos (16U)
9876#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)
9877#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
9878#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)
9879#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)
9880#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)
9881#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)
9882#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)
9885#define RCC_CFGR_MCO1_Pos (21U)
9886#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)
9887#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
9888#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)
9889#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)
9891#define RCC_CFGR_I2SSRC_Pos (23U)
9892#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)
9893#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk
9894
9895#define RCC_CFGR_MCO1PRE_Pos (24U)
9896#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)
9897#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
9898#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)
9899#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)
9900#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)
9902#define RCC_CFGR_MCO2PRE_Pos (27U)
9903#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)
9904#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
9905#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)
9906#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)
9907#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)
9909#define RCC_CFGR_MCO2_Pos (30U)
9910#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)
9911#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
9912#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)
9913#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)
9915/******************** Bit definition for RCC_CIR register *******************/
9916#define RCC_CIR_LSIRDYF_Pos (0U)
9917#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)
9918#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
9919#define RCC_CIR_LSERDYF_Pos (1U)
9920#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)
9921#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
9922#define RCC_CIR_HSIRDYF_Pos (2U)
9923#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)
9924#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
9925#define RCC_CIR_HSERDYF_Pos (3U)
9926#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)
9927#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
9928#define RCC_CIR_PLLRDYF_Pos (4U)
9929#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)
9930#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
9931#define RCC_CIR_PLLI2SRDYF_Pos (5U)
9932#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)
9933#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
9934
9935#define RCC_CIR_CSSF_Pos (7U)
9936#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)
9937#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
9938#define RCC_CIR_LSIRDYIE_Pos (8U)
9939#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)
9940#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
9941#define RCC_CIR_LSERDYIE_Pos (9U)
9942#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)
9943#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
9944#define RCC_CIR_HSIRDYIE_Pos (10U)
9945#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)
9946#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
9947#define RCC_CIR_HSERDYIE_Pos (11U)
9948#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)
9949#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
9950#define RCC_CIR_PLLRDYIE_Pos (12U)
9951#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)
9952#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
9953#define RCC_CIR_PLLI2SRDYIE_Pos (13U)
9954#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)
9955#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
9956
9957#define RCC_CIR_LSIRDYC_Pos (16U)
9958#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)
9959#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
9960#define RCC_CIR_LSERDYC_Pos (17U)
9961#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)
9962#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
9963#define RCC_CIR_HSIRDYC_Pos (18U)
9964#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)
9965#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
9966#define RCC_CIR_HSERDYC_Pos (19U)
9967#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)
9968#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
9969#define RCC_CIR_PLLRDYC_Pos (20U)
9970#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)
9971#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
9972#define RCC_CIR_PLLI2SRDYC_Pos (21U)
9973#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)
9974#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
9975
9976#define RCC_CIR_CSSC_Pos (23U)
9977#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)
9978#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
9979
9980/******************** Bit definition for RCC_AHB1RSTR register **************/
9981#define RCC_AHB1RSTR_GPIOARST_Pos (0U)
9982#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)
9983#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
9984#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
9985#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)
9986#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
9987#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
9988#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)
9989#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
9990#define RCC_AHB1RSTR_GPIODRST_Pos (3U)
9991#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)
9992#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
9993#define RCC_AHB1RSTR_GPIOERST_Pos (4U)
9994#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)
9995#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
9996#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
9997#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)
9998#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
9999#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
10000#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)
10001#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
10002#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
10003#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)
10004#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
10005#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)
10006#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)
10007#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk
10008#define RCC_AHB1RSTR_CRCRST_Pos (12U)
10009#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)
10010#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
10011#define RCC_AHB1RSTR_DMA1RST_Pos (21U)
10012#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
10013#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
10014#define RCC_AHB1RSTR_DMA2RST_Pos (22U)
10015#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
10016#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
10017#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)
10018#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)
10019#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk
10020#define RCC_AHB1RSTR_OTGHRST_Pos (29U)
10021#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)
10022#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk
10023
10024/******************** Bit definition for RCC_AHB2RSTR register **************/
10025#define RCC_AHB2RSTR_DCMIRST_Pos (0U)
10026#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)
10027#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk
10028#define RCC_AHB2RSTR_CRYPRST_Pos (4U)
10029#define RCC_AHB2RSTR_CRYPRST_Msk (0x1UL << RCC_AHB2RSTR_CRYPRST_Pos)
10030#define RCC_AHB2RSTR_CRYPRST RCC_AHB2RSTR_CRYPRST_Msk
10031#define RCC_AHB2RSTR_HASHRST_Pos (5U)
10032#define RCC_AHB2RSTR_HASHRST_Msk (0x1UL << RCC_AHB2RSTR_HASHRST_Pos)
10033#define RCC_AHB2RSTR_HASHRST RCC_AHB2RSTR_HASHRST_Msk
10034 /* maintained for legacy purpose */
10035#define RCC_AHB2RSTR_HSAHRST RCC_AHB2RSTR_HASHRST
10036#define RCC_AHB2RSTR_RNGRST_Pos (6U)
10037#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
10038#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
10039#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
10040#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)
10041#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
10042/******************** Bit definition for RCC_AHB3RSTR register **************/
10043#define RCC_AHB3RSTR_FSMCRST_Pos (0U)
10044#define RCC_AHB3RSTR_FSMCRST_Msk (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos)
10045#define RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk
10046
10047
10048/******************** Bit definition for RCC_APB1RSTR register **************/
10049#define RCC_APB1RSTR_TIM2RST_Pos (0U)
10050#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
10051#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
10052#define RCC_APB1RSTR_TIM3RST_Pos (1U)
10053#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
10054#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
10055#define RCC_APB1RSTR_TIM4RST_Pos (2U)
10056#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)
10057#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
10058#define RCC_APB1RSTR_TIM5RST_Pos (3U)
10059#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)
10060#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
10061#define RCC_APB1RSTR_TIM6RST_Pos (4U)
10062#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
10063#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
10064#define RCC_APB1RSTR_TIM7RST_Pos (5U)
10065#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)
10066#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
10067#define RCC_APB1RSTR_TIM12RST_Pos (6U)
10068#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)
10069#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
10070#define RCC_APB1RSTR_TIM13RST_Pos (7U)
10071#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)
10072#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
10073#define RCC_APB1RSTR_TIM14RST_Pos (8U)
10074#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)
10075#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
10076#define RCC_APB1RSTR_WWDGRST_Pos (11U)
10077#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
10078#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
10079#define RCC_APB1RSTR_SPI2RST_Pos (14U)
10080#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
10081#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
10082#define RCC_APB1RSTR_SPI3RST_Pos (15U)
10083#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)
10084#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
10085#define RCC_APB1RSTR_USART2RST_Pos (17U)
10086#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
10087#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
10088#define RCC_APB1RSTR_USART3RST_Pos (18U)
10089#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)
10090#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
10091#define RCC_APB1RSTR_UART4RST_Pos (19U)
10092#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)
10093#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
10094#define RCC_APB1RSTR_UART5RST_Pos (20U)
10095#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)
10096#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
10097#define RCC_APB1RSTR_I2C1RST_Pos (21U)
10098#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
10099#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
10100#define RCC_APB1RSTR_I2C2RST_Pos (22U)
10101#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
10102#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
10103#define RCC_APB1RSTR_I2C3RST_Pos (23U)
10104#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)
10105#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
10106#define RCC_APB1RSTR_CAN1RST_Pos (25U)
10107#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)
10108#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
10109#define RCC_APB1RSTR_CAN2RST_Pos (26U)
10110#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)
10111#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
10112#define RCC_APB1RSTR_PWRRST_Pos (28U)
10113#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
10114#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
10115#define RCC_APB1RSTR_DACRST_Pos (29U)
10116#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)
10117#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
10118
10119/******************** Bit definition for RCC_APB2RSTR register **************/
10120#define RCC_APB2RSTR_TIM1RST_Pos (0U)
10121#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
10122#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
10123#define RCC_APB2RSTR_TIM8RST_Pos (1U)
10124#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
10125#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
10126#define RCC_APB2RSTR_USART1RST_Pos (4U)
10127#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
10128#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
10129#define RCC_APB2RSTR_USART6RST_Pos (5U)
10130#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)
10131#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
10132#define RCC_APB2RSTR_ADCRST_Pos (8U)
10133#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)
10134#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
10135#define RCC_APB2RSTR_SDIORST_Pos (11U)
10136#define RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos)
10137#define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
10138#define RCC_APB2RSTR_SPI1RST_Pos (12U)
10139#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
10140#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
10141#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
10142#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
10143#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
10144#define RCC_APB2RSTR_TIM9RST_Pos (16U)
10145#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)
10146#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
10147#define RCC_APB2RSTR_TIM10RST_Pos (17U)
10148#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)
10149#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
10150#define RCC_APB2RSTR_TIM11RST_Pos (18U)
10151#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)
10152#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
10153
10154/* Old SPI1RST bit definition, maintained for legacy purpose */
10155#define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
10156
10157/******************** Bit definition for RCC_AHB1ENR register ***************/
10158#define RCC_AHB1ENR_GPIOAEN_Pos (0U)
10159#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)
10160#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
10161#define RCC_AHB1ENR_GPIOBEN_Pos (1U)
10162#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)
10163#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
10164#define RCC_AHB1ENR_GPIOCEN_Pos (2U)
10165#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)
10166#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
10167#define RCC_AHB1ENR_GPIODEN_Pos (3U)
10168#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)
10169#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
10170#define RCC_AHB1ENR_GPIOEEN_Pos (4U)
10171#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)
10172#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
10173#define RCC_AHB1ENR_GPIOFEN_Pos (5U)
10174#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)
10175#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
10176#define RCC_AHB1ENR_GPIOGEN_Pos (6U)
10177#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)
10178#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
10179#define RCC_AHB1ENR_GPIOHEN_Pos (7U)
10180#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)
10181#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
10182#define RCC_AHB1ENR_GPIOIEN_Pos (8U)
10183#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)
10184#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk
10185#define RCC_AHB1ENR_CRCEN_Pos (12U)
10186#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)
10187#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
10188#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)
10189#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)
10190#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk
10191#define RCC_AHB1ENR_CCMDATARAMEN_Pos (20U)
10192#define RCC_AHB1ENR_CCMDATARAMEN_Msk (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos)
10193#define RCC_AHB1ENR_CCMDATARAMEN RCC_AHB1ENR_CCMDATARAMEN_Msk
10194#define RCC_AHB1ENR_DMA1EN_Pos (21U)
10195#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
10196#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
10197#define RCC_AHB1ENR_DMA2EN_Pos (22U)
10198#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
10199#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
10200#define RCC_AHB1ENR_ETHMACEN_Pos (25U)
10201#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)
10202#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk
10203#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)
10204#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)
10205#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk
10206#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)
10207#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)
10208#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk
10209#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)
10210#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)
10211#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk
10212#define RCC_AHB1ENR_OTGHSEN_Pos (29U)
10213#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)
10214#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk
10215#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)
10216#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)
10217#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk
10218/******************** Bit definition for RCC_AHB2ENR register ***************/
10219/*
10220 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10221 */
10222#define RCC_AHB2_SUPPORT
10224#define RCC_AHB2ENR_DCMIEN_Pos (0U)
10225#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)
10226#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk
10227#define RCC_AHB2ENR_CRYPEN_Pos (4U)
10228#define RCC_AHB2ENR_CRYPEN_Msk (0x1UL << RCC_AHB2ENR_CRYPEN_Pos)
10229#define RCC_AHB2ENR_CRYPEN RCC_AHB2ENR_CRYPEN_Msk
10230#define RCC_AHB2ENR_HASHEN_Pos (5U)
10231#define RCC_AHB2ENR_HASHEN_Msk (0x1UL << RCC_AHB2ENR_HASHEN_Pos)
10232#define RCC_AHB2ENR_HASHEN RCC_AHB2ENR_HASHEN_Msk
10233#define RCC_AHB2ENR_RNGEN_Pos (6U)
10234#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
10235#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
10236#define RCC_AHB2ENR_OTGFSEN_Pos (7U)
10237#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)
10238#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
10239
10240/******************** Bit definition for RCC_AHB3ENR register ***************/
10241/*
10242 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10243 */
10244#define RCC_AHB3_SUPPORT
10246#define RCC_AHB3ENR_FSMCEN_Pos (0U)
10247#define RCC_AHB3ENR_FSMCEN_Msk (0x1UL << RCC_AHB3ENR_FSMCEN_Pos)
10248#define RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk
10249
10250/******************** Bit definition for RCC_APB1ENR register ***************/
10251#define RCC_APB1ENR_TIM2EN_Pos (0U)
10252#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
10253#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
10254#define RCC_APB1ENR_TIM3EN_Pos (1U)
10255#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
10256#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
10257#define RCC_APB1ENR_TIM4EN_Pos (2U)
10258#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)
10259#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
10260#define RCC_APB1ENR_TIM5EN_Pos (3U)
10261#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)
10262#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
10263#define RCC_APB1ENR_TIM6EN_Pos (4U)
10264#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)
10265#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
10266#define RCC_APB1ENR_TIM7EN_Pos (5U)
10267#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)
10268#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
10269#define RCC_APB1ENR_TIM12EN_Pos (6U)
10270#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)
10271#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
10272#define RCC_APB1ENR_TIM13EN_Pos (7U)
10273#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)
10274#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
10275#define RCC_APB1ENR_TIM14EN_Pos (8U)
10276#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)
10277#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
10278#define RCC_APB1ENR_WWDGEN_Pos (11U)
10279#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
10280#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
10281#define RCC_APB1ENR_SPI2EN_Pos (14U)
10282#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
10283#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
10284#define RCC_APB1ENR_SPI3EN_Pos (15U)
10285#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)
10286#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
10287#define RCC_APB1ENR_USART2EN_Pos (17U)
10288#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)
10289#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
10290#define RCC_APB1ENR_USART3EN_Pos (18U)
10291#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)
10292#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
10293#define RCC_APB1ENR_UART4EN_Pos (19U)
10294#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)
10295#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
10296#define RCC_APB1ENR_UART5EN_Pos (20U)
10297#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)
10298#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
10299#define RCC_APB1ENR_I2C1EN_Pos (21U)
10300#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
10301#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
10302#define RCC_APB1ENR_I2C2EN_Pos (22U)
10303#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
10304#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
10305#define RCC_APB1ENR_I2C3EN_Pos (23U)
10306#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)
10307#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
10308#define RCC_APB1ENR_CAN1EN_Pos (25U)
10309#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)
10310#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
10311#define RCC_APB1ENR_CAN2EN_Pos (26U)
10312#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)
10313#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
10314#define RCC_APB1ENR_PWREN_Pos (28U)
10315#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)
10316#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
10317#define RCC_APB1ENR_DACEN_Pos (29U)
10318#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)
10319#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
10320
10321/******************** Bit definition for RCC_APB2ENR register ***************/
10322#define RCC_APB2ENR_TIM1EN_Pos (0U)
10323#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
10324#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
10325#define RCC_APB2ENR_TIM8EN_Pos (1U)
10326#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
10327#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
10328#define RCC_APB2ENR_USART1EN_Pos (4U)
10329#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
10330#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
10331#define RCC_APB2ENR_USART6EN_Pos (5U)
10332#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)
10333#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
10334#define RCC_APB2ENR_ADC1EN_Pos (8U)
10335#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)
10336#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
10337#define RCC_APB2ENR_ADC2EN_Pos (9U)
10338#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)
10339#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
10340#define RCC_APB2ENR_ADC3EN_Pos (10U)
10341#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)
10342#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk
10343#define RCC_APB2ENR_SDIOEN_Pos (11U)
10344#define RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos)
10345#define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
10346#define RCC_APB2ENR_SPI1EN_Pos (12U)
10347#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
10348#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
10349#define RCC_APB2ENR_SYSCFGEN_Pos (14U)
10350#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
10351#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
10352#define RCC_APB2ENR_TIM9EN_Pos (16U)
10353#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)
10354#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
10355#define RCC_APB2ENR_TIM10EN_Pos (17U)
10356#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)
10357#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
10358#define RCC_APB2ENR_TIM11EN_Pos (18U)
10359#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)
10360#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
10361
10362/******************** Bit definition for RCC_AHB1LPENR register *************/
10363#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
10364#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)
10365#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
10366#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
10367#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)
10368#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
10369#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
10370#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)
10371#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
10372#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
10373#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)
10374#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
10375#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
10376#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)
10377#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
10378#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
10379#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)
10380#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
10381#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
10382#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)
10383#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
10384#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
10385#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)
10386#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
10387#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)
10388#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)
10389#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk
10390#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
10391#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)
10392#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
10393#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
10394#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)
10395#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
10396#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
10397#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)
10398#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
10399#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
10400#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)
10401#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
10402#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)
10403#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)
10404#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk
10405#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
10406#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)
10407#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
10408#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
10409#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)
10410#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
10411
10412#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)
10413#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)
10414#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk
10415#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)
10416#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)
10417#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk
10418#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)
10419#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)
10420#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk
10421#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)
10422#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)
10423#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk
10424#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)
10425#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)
10426#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk
10427#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)
10428#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)
10429#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk
10430
10431/******************** Bit definition for RCC_AHB2LPENR register *************/
10432#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)
10433#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)
10434#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk
10435#define RCC_AHB2LPENR_CRYPLPEN_Pos (4U)
10436#define RCC_AHB2LPENR_CRYPLPEN_Msk (0x1UL << RCC_AHB2LPENR_CRYPLPEN_Pos)
10437#define RCC_AHB2LPENR_CRYPLPEN RCC_AHB2LPENR_CRYPLPEN_Msk
10438#define RCC_AHB2LPENR_HASHLPEN_Pos (5U)
10439#define RCC_AHB2LPENR_HASHLPEN_Msk (0x1UL << RCC_AHB2LPENR_HASHLPEN_Pos)
10440#define RCC_AHB2LPENR_HASHLPEN RCC_AHB2LPENR_HASHLPEN_Msk
10441#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
10442#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)
10443#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
10444#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
10445#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)
10446#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
10447
10448/******************** Bit definition for RCC_AHB3LPENR register *************/
10449#define RCC_AHB3LPENR_FSMCLPEN_Pos (0U)
10450#define RCC_AHB3LPENR_FSMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos)
10451#define RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk
10452
10453/******************** Bit definition for RCC_APB1LPENR register *************/
10454#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
10455#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)
10456#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
10457#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
10458#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)
10459#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
10460#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
10461#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)
10462#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
10463#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
10464#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)
10465#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
10466#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
10467#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)
10468#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
10469#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
10470#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)
10471#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
10472#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
10473#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)
10474#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
10475#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
10476#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)
10477#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
10478#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
10479#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)
10480#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
10481#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
10482#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)
10483#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
10484#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
10485#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)
10486#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
10487#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
10488#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)
10489#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
10490#define RCC_APB1LPENR_USART2LPEN_Pos (17U)
10491#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)
10492#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
10493#define RCC_APB1LPENR_USART3LPEN_Pos (18U)
10494#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)
10495#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
10496#define RCC_APB1LPENR_UART4LPEN_Pos (19U)
10497#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)
10498#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
10499#define RCC_APB1LPENR_UART5LPEN_Pos (20U)
10500#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)
10501#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
10502#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
10503#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)
10504#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
10505#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
10506#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)
10507#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
10508#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
10509#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)
10510#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
10511#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
10512#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)
10513#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
10514#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
10515#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)
10516#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
10517#define RCC_APB1LPENR_PWRLPEN_Pos (28U)
10518#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)
10519#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
10520#define RCC_APB1LPENR_DACLPEN_Pos (29U)
10521#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)
10522#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
10523
10524/******************** Bit definition for RCC_APB2LPENR register *************/
10525#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
10526#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)
10527#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
10528#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
10529#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)
10530#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
10531#define RCC_APB2LPENR_USART1LPEN_Pos (4U)
10532#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)
10533#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
10534#define RCC_APB2LPENR_USART6LPEN_Pos (5U)
10535#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)
10536#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
10537#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
10538#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)
10539#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
10540#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)
10541#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)
10542#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk
10543#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)
10544#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)
10545#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk
10546#define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
10547#define RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos)
10548#define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
10549#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
10550#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)
10551#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
10552#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
10553#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)
10554#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
10555#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
10556#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)
10557#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
10558#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
10559#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)
10560#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
10561#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
10562#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)
10563#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
10564
10565/******************** Bit definition for RCC_BDCR register ******************/
10566#define RCC_BDCR_LSEON_Pos (0U)
10567#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
10568#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
10569#define RCC_BDCR_LSERDY_Pos (1U)
10570#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
10571#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
10572#define RCC_BDCR_LSEBYP_Pos (2U)
10573#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
10574#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
10575
10576#define RCC_BDCR_RTCSEL_Pos (8U)
10577#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
10578#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
10579#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
10580#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
10582#define RCC_BDCR_RTCEN_Pos (15U)
10583#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
10584#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
10585#define RCC_BDCR_BDRST_Pos (16U)
10586#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)
10587#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
10588
10589/******************** Bit definition for RCC_CSR register *******************/
10590#define RCC_CSR_LSION_Pos (0U)
10591#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
10592#define RCC_CSR_LSION RCC_CSR_LSION_Msk
10593#define RCC_CSR_LSIRDY_Pos (1U)
10594#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
10595#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
10596#define RCC_CSR_RMVF_Pos (24U)
10597#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
10598#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
10599#define RCC_CSR_BORRSTF_Pos (25U)
10600#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)
10601#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
10602#define RCC_CSR_PINRSTF_Pos (26U)
10603#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
10604#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
10605#define RCC_CSR_PORRSTF_Pos (27U)
10606#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)
10607#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
10608#define RCC_CSR_SFTRSTF_Pos (28U)
10609#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
10610#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
10611#define RCC_CSR_IWDGRSTF_Pos (29U)
10612#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
10613#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
10614#define RCC_CSR_WWDGRSTF_Pos (30U)
10615#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
10616#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
10617#define RCC_CSR_LPWRRSTF_Pos (31U)
10618#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
10619#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
10620/* Legacy defines */
10621#define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
10622#define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
10623
10624/******************** Bit definition for RCC_SSCGR register *****************/
10625#define RCC_SSCGR_MODPER_Pos (0U)
10626#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)
10627#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
10628#define RCC_SSCGR_INCSTEP_Pos (13U)
10629#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)
10630#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
10631#define RCC_SSCGR_SPREADSEL_Pos (30U)
10632#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)
10633#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
10634#define RCC_SSCGR_SSCGEN_Pos (31U)
10635#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)
10636#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
10637
10638/******************** Bit definition for RCC_PLLI2SCFGR register ************/
10639#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
10640#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10641#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
10642#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10643#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10644#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10645#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10646#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10647#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10648#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10649#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10650#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
10652#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
10653#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
10654#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
10655#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
10656#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
10657#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
10660/******************************************************************************/
10661/* */
10662/* RNG */
10663/* */
10664/******************************************************************************/
10665/******************** Bits definition for RNG_CR register *******************/
10666#define RNG_CR_RNGEN_Pos (2U)
10667#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)
10668#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
10669#define RNG_CR_IE_Pos (3U)
10670#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)
10671#define RNG_CR_IE RNG_CR_IE_Msk
10672
10673/******************** Bits definition for RNG_SR register *******************/
10674#define RNG_SR_DRDY_Pos (0U)
10675#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)
10676#define RNG_SR_DRDY RNG_SR_DRDY_Msk
10677#define RNG_SR_CECS_Pos (1U)
10678#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)
10679#define RNG_SR_CECS RNG_SR_CECS_Msk
10680#define RNG_SR_SECS_Pos (2U)
10681#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)
10682#define RNG_SR_SECS RNG_SR_SECS_Msk
10683#define RNG_SR_CEIS_Pos (5U)
10684#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)
10685#define RNG_SR_CEIS RNG_SR_CEIS_Msk
10686#define RNG_SR_SEIS_Pos (6U)
10687#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)
10688#define RNG_SR_SEIS RNG_SR_SEIS_Msk
10689
10690/******************************************************************************/
10691/* */
10692/* Real-Time Clock (RTC) */
10693/* */
10694/******************************************************************************/
10695/*
10696 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10697 */
10698#define RTC_TAMPER2_SUPPORT
10699#define RTC_AF2_SUPPORT
10700/******************** Bits definition for RTC_TR register *******************/
10701#define RTC_TR_PM_Pos (22U)
10702#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
10703#define RTC_TR_PM RTC_TR_PM_Msk
10704#define RTC_TR_HT_Pos (20U)
10705#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
10706#define RTC_TR_HT RTC_TR_HT_Msk
10707#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
10708#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
10709#define RTC_TR_HU_Pos (16U)
10710#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
10711#define RTC_TR_HU RTC_TR_HU_Msk
10712#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
10713#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
10714#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
10715#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
10716#define RTC_TR_MNT_Pos (12U)
10717#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
10718#define RTC_TR_MNT RTC_TR_MNT_Msk
10719#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
10720#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
10721#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
10722#define RTC_TR_MNU_Pos (8U)
10723#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
10724#define RTC_TR_MNU RTC_TR_MNU_Msk
10725#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
10726#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
10727#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
10728#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
10729#define RTC_TR_ST_Pos (4U)
10730#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
10731#define RTC_TR_ST RTC_TR_ST_Msk
10732#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
10733#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
10734#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
10735#define RTC_TR_SU_Pos (0U)
10736#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
10737#define RTC_TR_SU RTC_TR_SU_Msk
10738#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
10739#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
10740#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
10741#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
10743/******************** Bits definition for RTC_DR register *******************/
10744#define RTC_DR_YT_Pos (20U)
10745#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
10746#define RTC_DR_YT RTC_DR_YT_Msk
10747#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
10748#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
10749#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
10750#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
10751#define RTC_DR_YU_Pos (16U)
10752#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
10753#define RTC_DR_YU RTC_DR_YU_Msk
10754#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
10755#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
10756#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
10757#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
10758#define RTC_DR_WDU_Pos (13U)
10759#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
10760#define RTC_DR_WDU RTC_DR_WDU_Msk
10761#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
10762#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
10763#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
10764#define RTC_DR_MT_Pos (12U)
10765#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
10766#define RTC_DR_MT RTC_DR_MT_Msk
10767#define RTC_DR_MU_Pos (8U)
10768#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
10769#define RTC_DR_MU RTC_DR_MU_Msk
10770#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
10771#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
10772#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
10773#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
10774#define RTC_DR_DT_Pos (4U)
10775#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
10776#define RTC_DR_DT RTC_DR_DT_Msk
10777#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
10778#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
10779#define RTC_DR_DU_Pos (0U)
10780#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
10781#define RTC_DR_DU RTC_DR_DU_Msk
10782#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
10783#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
10784#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
10785#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
10787/******************** Bits definition for RTC_CR register *******************/
10788#define RTC_CR_COE_Pos (23U)
10789#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
10790#define RTC_CR_COE RTC_CR_COE_Msk
10791#define RTC_CR_OSEL_Pos (21U)
10792#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
10793#define RTC_CR_OSEL RTC_CR_OSEL_Msk
10794#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
10795#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
10796#define RTC_CR_POL_Pos (20U)
10797#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
10798#define RTC_CR_POL RTC_CR_POL_Msk
10799#define RTC_CR_COSEL_Pos (19U)
10800#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
10801#define RTC_CR_COSEL RTC_CR_COSEL_Msk
10802#define RTC_CR_BKP_Pos (18U)
10803#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
10804#define RTC_CR_BKP RTC_CR_BKP_Msk
10805#define RTC_CR_SUB1H_Pos (17U)
10806#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
10807#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
10808#define RTC_CR_ADD1H_Pos (16U)
10809#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
10810#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
10811#define RTC_CR_TSIE_Pos (15U)
10812#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
10813#define RTC_CR_TSIE RTC_CR_TSIE_Msk
10814#define RTC_CR_WUTIE_Pos (14U)
10815#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
10816#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
10817#define RTC_CR_ALRBIE_Pos (13U)
10818#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
10819#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
10820#define RTC_CR_ALRAIE_Pos (12U)
10821#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
10822#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
10823#define RTC_CR_TSE_Pos (11U)
10824#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
10825#define RTC_CR_TSE RTC_CR_TSE_Msk
10826#define RTC_CR_WUTE_Pos (10U)
10827#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
10828#define RTC_CR_WUTE RTC_CR_WUTE_Msk
10829#define RTC_CR_ALRBE_Pos (9U)
10830#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
10831#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
10832#define RTC_CR_ALRAE_Pos (8U)
10833#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
10834#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
10835#define RTC_CR_DCE_Pos (7U)
10836#define RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos)
10837#define RTC_CR_DCE RTC_CR_DCE_Msk
10838#define RTC_CR_FMT_Pos (6U)
10839#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
10840#define RTC_CR_FMT RTC_CR_FMT_Msk
10841#define RTC_CR_BYPSHAD_Pos (5U)
10842#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
10843#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
10844#define RTC_CR_REFCKON_Pos (4U)
10845#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
10846#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
10847#define RTC_CR_TSEDGE_Pos (3U)
10848#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
10849#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
10850#define RTC_CR_WUCKSEL_Pos (0U)
10851#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
10852#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
10853#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
10854#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
10855#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
10857/* Legacy defines */
10858#define RTC_CR_BCK RTC_CR_BKP
10859
10860/******************** Bits definition for RTC_ISR register ******************/
10861#define RTC_ISR_RECALPF_Pos (16U)
10862#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
10863#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
10864#define RTC_ISR_TAMP1F_Pos (13U)
10865#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
10866#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
10867#define RTC_ISR_TAMP2F_Pos (14U)
10868#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
10869#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
10870#define RTC_ISR_TSOVF_Pos (12U)
10871#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
10872#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
10873#define RTC_ISR_TSF_Pos (11U)
10874#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
10875#define RTC_ISR_TSF RTC_ISR_TSF_Msk
10876#define RTC_ISR_WUTF_Pos (10U)
10877#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
10878#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
10879#define RTC_ISR_ALRBF_Pos (9U)
10880#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
10881#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
10882#define RTC_ISR_ALRAF_Pos (8U)
10883#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
10884#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
10885#define RTC_ISR_INIT_Pos (7U)
10886#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
10887#define RTC_ISR_INIT RTC_ISR_INIT_Msk
10888#define RTC_ISR_INITF_Pos (6U)
10889#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
10890#define RTC_ISR_INITF RTC_ISR_INITF_Msk
10891#define RTC_ISR_RSF_Pos (5U)
10892#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
10893#define RTC_ISR_RSF RTC_ISR_RSF_Msk
10894#define RTC_ISR_INITS_Pos (4U)
10895#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
10896#define RTC_ISR_INITS RTC_ISR_INITS_Msk
10897#define RTC_ISR_SHPF_Pos (3U)
10898#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
10899#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
10900#define RTC_ISR_WUTWF_Pos (2U)
10901#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
10902#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
10903#define RTC_ISR_ALRBWF_Pos (1U)
10904#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
10905#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
10906#define RTC_ISR_ALRAWF_Pos (0U)
10907#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
10908#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
10909
10910/******************** Bits definition for RTC_PRER register *****************/
10911#define RTC_PRER_PREDIV_A_Pos (16U)
10912#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
10913#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
10914#define RTC_PRER_PREDIV_S_Pos (0U)
10915#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
10916#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
10917
10918/******************** Bits definition for RTC_WUTR register *****************/
10919#define RTC_WUTR_WUT_Pos (0U)
10920#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
10921#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
10922
10923/******************** Bits definition for RTC_CALIBR register ***************/
10924#define RTC_CALIBR_DCS_Pos (7U)
10925#define RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos)
10926#define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
10927#define RTC_CALIBR_DC_Pos (0U)
10928#define RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos)
10929#define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
10930
10931/******************** Bits definition for RTC_ALRMAR register ***************/
10932#define RTC_ALRMAR_MSK4_Pos (31U)
10933#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
10934#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
10935#define RTC_ALRMAR_WDSEL_Pos (30U)
10936#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
10937#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
10938#define RTC_ALRMAR_DT_Pos (28U)
10939#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
10940#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
10941#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
10942#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
10943#define RTC_ALRMAR_DU_Pos (24U)
10944#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
10945#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
10946#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
10947#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
10948#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
10949#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
10950#define RTC_ALRMAR_MSK3_Pos (23U)
10951#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
10952#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
10953#define RTC_ALRMAR_PM_Pos (22U)
10954#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
10955#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
10956#define RTC_ALRMAR_HT_Pos (20U)
10957#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
10958#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
10959#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
10960#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
10961#define RTC_ALRMAR_HU_Pos (16U)
10962#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
10963#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
10964#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
10965#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
10966#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
10967#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
10968#define RTC_ALRMAR_MSK2_Pos (15U)
10969#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
10970#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
10971#define RTC_ALRMAR_MNT_Pos (12U)
10972#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
10973#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
10974#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
10975#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
10976#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
10977#define RTC_ALRMAR_MNU_Pos (8U)
10978#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
10979#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
10980#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
10981#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
10982#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
10983#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
10984#define RTC_ALRMAR_MSK1_Pos (7U)
10985#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
10986#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
10987#define RTC_ALRMAR_ST_Pos (4U)
10988#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
10989#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
10990#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
10991#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
10992#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
10993#define RTC_ALRMAR_SU_Pos (0U)
10994#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
10995#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
10996#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
10997#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
10998#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
10999#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
11001/******************** Bits definition for RTC_ALRMBR register ***************/
11002#define RTC_ALRMBR_MSK4_Pos (31U)
11003#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
11004#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
11005#define RTC_ALRMBR_WDSEL_Pos (30U)
11006#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
11007#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
11008#define RTC_ALRMBR_DT_Pos (28U)
11009#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
11010#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
11011#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
11012#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
11013#define RTC_ALRMBR_DU_Pos (24U)
11014#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
11015#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
11016#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
11017#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
11018#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
11019#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
11020#define RTC_ALRMBR_MSK3_Pos (23U)
11021#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
11022#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
11023#define RTC_ALRMBR_PM_Pos (22U)
11024#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
11025#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
11026#define RTC_ALRMBR_HT_Pos (20U)
11027#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
11028#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
11029#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
11030#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
11031#define RTC_ALRMBR_HU_Pos (16U)
11032#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
11033#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
11034#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
11035#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
11036#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
11037#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
11038#define RTC_ALRMBR_MSK2_Pos (15U)
11039#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
11040#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
11041#define RTC_ALRMBR_MNT_Pos (12U)
11042#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
11043#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
11044#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
11045#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
11046#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
11047#define RTC_ALRMBR_MNU_Pos (8U)
11048#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
11049#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
11050#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
11051#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
11052#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
11053#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
11054#define RTC_ALRMBR_MSK1_Pos (7U)
11055#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
11056#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
11057#define RTC_ALRMBR_ST_Pos (4U)
11058#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
11059#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
11060#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
11061#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
11062#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
11063#define RTC_ALRMBR_SU_Pos (0U)
11064#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
11065#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
11066#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
11067#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
11068#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
11069#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
11071/******************** Bits definition for RTC_WPR register ******************/
11072#define RTC_WPR_KEY_Pos (0U)
11073#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
11074#define RTC_WPR_KEY RTC_WPR_KEY_Msk
11075
11076/******************** Bits definition for RTC_SSR register ******************/
11077#define RTC_SSR_SS_Pos (0U)
11078#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
11079#define RTC_SSR_SS RTC_SSR_SS_Msk
11080
11081/******************** Bits definition for RTC_SHIFTR register ***************/
11082#define RTC_SHIFTR_SUBFS_Pos (0U)
11083#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
11084#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
11085#define RTC_SHIFTR_ADD1S_Pos (31U)
11086#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
11087#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
11088
11089/******************** Bits definition for RTC_TSTR register *****************/
11090#define RTC_TSTR_PM_Pos (22U)
11091#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
11092#define RTC_TSTR_PM RTC_TSTR_PM_Msk
11093#define RTC_TSTR_HT_Pos (20U)
11094#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
11095#define RTC_TSTR_HT RTC_TSTR_HT_Msk
11096#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
11097#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
11098#define RTC_TSTR_HU_Pos (16U)
11099#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
11100#define RTC_TSTR_HU RTC_TSTR_HU_Msk
11101#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
11102#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
11103#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
11104#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
11105#define RTC_TSTR_MNT_Pos (12U)
11106#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
11107#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
11108#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
11109#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
11110#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
11111#define RTC_TSTR_MNU_Pos (8U)
11112#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
11113#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
11114#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
11115#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
11116#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
11117#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
11118#define RTC_TSTR_ST_Pos (4U)
11119#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
11120#define RTC_TSTR_ST RTC_TSTR_ST_Msk
11121#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
11122#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
11123#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
11124#define RTC_TSTR_SU_Pos (0U)
11125#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
11126#define RTC_TSTR_SU RTC_TSTR_SU_Msk
11127#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
11128#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
11129#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
11130#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
11132/******************** Bits definition for RTC_TSDR register *****************/
11133#define RTC_TSDR_WDU_Pos (13U)
11134#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
11135#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
11136#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
11137#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
11138#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
11139#define RTC_TSDR_MT_Pos (12U)
11140#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
11141#define RTC_TSDR_MT RTC_TSDR_MT_Msk
11142#define RTC_TSDR_MU_Pos (8U)
11143#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
11144#define RTC_TSDR_MU RTC_TSDR_MU_Msk
11145#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
11146#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
11147#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
11148#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
11149#define RTC_TSDR_DT_Pos (4U)
11150#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
11151#define RTC_TSDR_DT RTC_TSDR_DT_Msk
11152#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
11153#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
11154#define RTC_TSDR_DU_Pos (0U)
11155#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
11156#define RTC_TSDR_DU RTC_TSDR_DU_Msk
11157#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
11158#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
11159#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
11160#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
11162/******************** Bits definition for RTC_TSSSR register ****************/
11163#define RTC_TSSSR_SS_Pos (0U)
11164#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
11165#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
11166
11167/******************** Bits definition for RTC_CAL register *****************/
11168#define RTC_CALR_CALP_Pos (15U)
11169#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
11170#define RTC_CALR_CALP RTC_CALR_CALP_Msk
11171#define RTC_CALR_CALW8_Pos (14U)
11172#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
11173#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
11174#define RTC_CALR_CALW16_Pos (13U)
11175#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
11176#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
11177#define RTC_CALR_CALM_Pos (0U)
11178#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
11179#define RTC_CALR_CALM RTC_CALR_CALM_Msk
11180#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
11181#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
11182#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
11183#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
11184#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
11185#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
11186#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
11187#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
11188#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
11190/******************** Bits definition for RTC_TAFCR register ****************/
11191#define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
11192#define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos)
11193#define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
11194#define RTC_TAFCR_TSINSEL_Pos (17U)
11195#define RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos)
11196#define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
11197#define RTC_TAFCR_TAMP1INSEL_Pos (16U)
11198#define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos)
11199#define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
11200#define RTC_TAFCR_TAMPPUDIS_Pos (15U)
11201#define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)
11202#define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
11203#define RTC_TAFCR_TAMPPRCH_Pos (13U)
11204#define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)
11205#define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
11206#define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)
11207#define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)
11208#define RTC_TAFCR_TAMPFLT_Pos (11U)
11209#define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos)
11210#define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
11211#define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos)
11212#define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos)
11213#define RTC_TAFCR_TAMPFREQ_Pos (8U)
11214#define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)
11215#define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
11216#define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)
11217#define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)
11218#define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)
11219#define RTC_TAFCR_TAMPTS_Pos (7U)
11220#define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos)
11221#define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
11222#define RTC_TAFCR_TAMP2TRG_Pos (4U)
11223#define RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)
11224#define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
11225#define RTC_TAFCR_TAMP2E_Pos (3U)
11226#define RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos)
11227#define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
11228#define RTC_TAFCR_TAMPIE_Pos (2U)
11229#define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos)
11230#define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
11231#define RTC_TAFCR_TAMP1TRG_Pos (1U)
11232#define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)
11233#define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
11234#define RTC_TAFCR_TAMP1E_Pos (0U)
11235#define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos)
11236#define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
11237
11238/* Legacy defines */
11239#define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
11240
11241/******************** Bits definition for RTC_ALRMASSR register *************/
11242#define RTC_ALRMASSR_MASKSS_Pos (24U)
11243#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
11244#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
11245#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
11246#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
11247#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
11248#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
11249#define RTC_ALRMASSR_SS_Pos (0U)
11250#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
11251#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
11252
11253/******************** Bits definition for RTC_ALRMBSSR register *************/
11254#define RTC_ALRMBSSR_MASKSS_Pos (24U)
11255#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
11256#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
11257#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
11258#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
11259#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
11260#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
11261#define RTC_ALRMBSSR_SS_Pos (0U)
11262#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
11263#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
11264
11265/******************** Bits definition for RTC_BKP0R register ****************/
11266#define RTC_BKP0R_Pos (0U)
11267#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
11268#define RTC_BKP0R RTC_BKP0R_Msk
11269
11270/******************** Bits definition for RTC_BKP1R register ****************/
11271#define RTC_BKP1R_Pos (0U)
11272#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
11273#define RTC_BKP1R RTC_BKP1R_Msk
11274
11275/******************** Bits definition for RTC_BKP2R register ****************/
11276#define RTC_BKP2R_Pos (0U)
11277#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
11278#define RTC_BKP2R RTC_BKP2R_Msk
11279
11280/******************** Bits definition for RTC_BKP3R register ****************/
11281#define RTC_BKP3R_Pos (0U)
11282#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
11283#define RTC_BKP3R RTC_BKP3R_Msk
11284
11285/******************** Bits definition for RTC_BKP4R register ****************/
11286#define RTC_BKP4R_Pos (0U)
11287#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
11288#define RTC_BKP4R RTC_BKP4R_Msk
11289
11290/******************** Bits definition for RTC_BKP5R register ****************/
11291#define RTC_BKP5R_Pos (0U)
11292#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)
11293#define RTC_BKP5R RTC_BKP5R_Msk
11294
11295/******************** Bits definition for RTC_BKP6R register ****************/
11296#define RTC_BKP6R_Pos (0U)
11297#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)
11298#define RTC_BKP6R RTC_BKP6R_Msk
11299
11300/******************** Bits definition for RTC_BKP7R register ****************/
11301#define RTC_BKP7R_Pos (0U)
11302#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)
11303#define RTC_BKP7R RTC_BKP7R_Msk
11304
11305/******************** Bits definition for RTC_BKP8R register ****************/
11306#define RTC_BKP8R_Pos (0U)
11307#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)
11308#define RTC_BKP8R RTC_BKP8R_Msk
11309
11310/******************** Bits definition for RTC_BKP9R register ****************/
11311#define RTC_BKP9R_Pos (0U)
11312#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)
11313#define RTC_BKP9R RTC_BKP9R_Msk
11314
11315/******************** Bits definition for RTC_BKP10R register ***************/
11316#define RTC_BKP10R_Pos (0U)
11317#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)
11318#define RTC_BKP10R RTC_BKP10R_Msk
11319
11320/******************** Bits definition for RTC_BKP11R register ***************/
11321#define RTC_BKP11R_Pos (0U)
11322#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)
11323#define RTC_BKP11R RTC_BKP11R_Msk
11324
11325/******************** Bits definition for RTC_BKP12R register ***************/
11326#define RTC_BKP12R_Pos (0U)
11327#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)
11328#define RTC_BKP12R RTC_BKP12R_Msk
11329
11330/******************** Bits definition for RTC_BKP13R register ***************/
11331#define RTC_BKP13R_Pos (0U)
11332#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)
11333#define RTC_BKP13R RTC_BKP13R_Msk
11334
11335/******************** Bits definition for RTC_BKP14R register ***************/
11336#define RTC_BKP14R_Pos (0U)
11337#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)
11338#define RTC_BKP14R RTC_BKP14R_Msk
11339
11340/******************** Bits definition for RTC_BKP15R register ***************/
11341#define RTC_BKP15R_Pos (0U)
11342#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)
11343#define RTC_BKP15R RTC_BKP15R_Msk
11344
11345/******************** Bits definition for RTC_BKP16R register ***************/
11346#define RTC_BKP16R_Pos (0U)
11347#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)
11348#define RTC_BKP16R RTC_BKP16R_Msk
11349
11350/******************** Bits definition for RTC_BKP17R register ***************/
11351#define RTC_BKP17R_Pos (0U)
11352#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)
11353#define RTC_BKP17R RTC_BKP17R_Msk
11354
11355/******************** Bits definition for RTC_BKP18R register ***************/
11356#define RTC_BKP18R_Pos (0U)
11357#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)
11358#define RTC_BKP18R RTC_BKP18R_Msk
11359
11360/******************** Bits definition for RTC_BKP19R register ***************/
11361#define RTC_BKP19R_Pos (0U)
11362#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)
11363#define RTC_BKP19R RTC_BKP19R_Msk
11364
11365/******************** Number of backup registers ******************************/
11366#define RTC_BKP_NUMBER 0x000000014U
11367
11368
11369/******************************************************************************/
11370/* */
11371/* SD host Interface */
11372/* */
11373/******************************************************************************/
11374/****************** Bit definition for SDIO_POWER register ******************/
11375#define SDIO_POWER_PWRCTRL_Pos (0U)
11376#define SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos)
11377#define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk
11378#define SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos)
11379#define SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos)
11381/****************** Bit definition for SDIO_CLKCR register ******************/
11382#define SDIO_CLKCR_CLKDIV_Pos (0U)
11383#define SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos)
11384#define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk
11385#define SDIO_CLKCR_CLKEN_Pos (8U)
11386#define SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos)
11387#define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk
11388#define SDIO_CLKCR_PWRSAV_Pos (9U)
11389#define SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos)
11390#define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk
11391#define SDIO_CLKCR_BYPASS_Pos (10U)
11392#define SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos)
11393#define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk
11395#define SDIO_CLKCR_WIDBUS_Pos (11U)
11396#define SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos)
11397#define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk
11398#define SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos)
11399#define SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos)
11401#define SDIO_CLKCR_NEGEDGE_Pos (13U)
11402#define SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos)
11403#define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk
11404#define SDIO_CLKCR_HWFC_EN_Pos (14U)
11405#define SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos)
11406#define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk
11408/******************* Bit definition for SDIO_ARG register *******************/
11409#define SDIO_ARG_CMDARG_Pos (0U)
11410#define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos)
11411#define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk
11413/******************* Bit definition for SDIO_CMD register *******************/
11414#define SDIO_CMD_CMDINDEX_Pos (0U)
11415#define SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos)
11416#define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk
11418#define SDIO_CMD_WAITRESP_Pos (6U)
11419#define SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos)
11420#define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk
11421#define SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos)
11422#define SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos)
11424#define SDIO_CMD_WAITINT_Pos (8U)
11425#define SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos)
11426#define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk
11427#define SDIO_CMD_WAITPEND_Pos (9U)
11428#define SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos)
11429#define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk
11430#define SDIO_CMD_CPSMEN_Pos (10U)
11431#define SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos)
11432#define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk
11433#define SDIO_CMD_SDIOSUSPEND_Pos (11U)
11434#define SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos)
11435#define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk
11436#define SDIO_CMD_ENCMDCOMPL_Pos (12U)
11437#define SDIO_CMD_ENCMDCOMPL_Msk (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos)
11438#define SDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk
11439#define SDIO_CMD_NIEN_Pos (13U)
11440#define SDIO_CMD_NIEN_Msk (0x1UL << SDIO_CMD_NIEN_Pos)
11441#define SDIO_CMD_NIEN SDIO_CMD_NIEN_Msk
11442#define SDIO_CMD_CEATACMD_Pos (14U)
11443#define SDIO_CMD_CEATACMD_Msk (0x1UL << SDIO_CMD_CEATACMD_Pos)
11444#define SDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk
11446/***************** Bit definition for SDIO_RESPCMD register *****************/
11447#define SDIO_RESPCMD_RESPCMD_Pos (0U)
11448#define SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos)
11449#define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk
11451/****************** Bit definition for SDIO_RESP0 register ******************/
11452#define SDIO_RESP0_CARDSTATUS0_Pos (0U)
11453#define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos)
11454#define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk
11456/****************** Bit definition for SDIO_RESP1 register ******************/
11457#define SDIO_RESP1_CARDSTATUS1_Pos (0U)
11458#define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos)
11459#define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk
11461/****************** Bit definition for SDIO_RESP2 register ******************/
11462#define SDIO_RESP2_CARDSTATUS2_Pos (0U)
11463#define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos)
11464#define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk
11466/****************** Bit definition for SDIO_RESP3 register ******************/
11467#define SDIO_RESP3_CARDSTATUS3_Pos (0U)
11468#define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos)
11469#define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk
11471/****************** Bit definition for SDIO_RESP4 register ******************/
11472#define SDIO_RESP4_CARDSTATUS4_Pos (0U)
11473#define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos)
11474#define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk
11476/****************** Bit definition for SDIO_DTIMER register *****************/
11477#define SDIO_DTIMER_DATATIME_Pos (0U)
11478#define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos)
11479#define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk
11481/****************** Bit definition for SDIO_DLEN register *******************/
11482#define SDIO_DLEN_DATALENGTH_Pos (0U)
11483#define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos)
11484#define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk
11486/****************** Bit definition for SDIO_DCTRL register ******************/
11487#define SDIO_DCTRL_DTEN_Pos (0U)
11488#define SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos)
11489#define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk
11490#define SDIO_DCTRL_DTDIR_Pos (1U)
11491#define SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos)
11492#define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk
11493#define SDIO_DCTRL_DTMODE_Pos (2U)
11494#define SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos)
11495#define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk
11496#define SDIO_DCTRL_DMAEN_Pos (3U)
11497#define SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos)
11498#define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk
11500#define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
11501#define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos)
11502#define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk
11503#define SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos)
11504#define SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos)
11505#define SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos)
11506#define SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos)
11508#define SDIO_DCTRL_RWSTART_Pos (8U)
11509#define SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos)
11510#define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk
11511#define SDIO_DCTRL_RWSTOP_Pos (9U)
11512#define SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos)
11513#define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk
11514#define SDIO_DCTRL_RWMOD_Pos (10U)
11515#define SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos)
11516#define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk
11517#define SDIO_DCTRL_SDIOEN_Pos (11U)
11518#define SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos)
11519#define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk
11521/****************** Bit definition for SDIO_DCOUNT register *****************/
11522#define SDIO_DCOUNT_DATACOUNT_Pos (0U)
11523#define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos)
11524#define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk
11526/****************** Bit definition for SDIO_STA register ********************/
11527#define SDIO_STA_CCRCFAIL_Pos (0U)
11528#define SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos)
11529#define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk
11530#define SDIO_STA_DCRCFAIL_Pos (1U)
11531#define SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos)
11532#define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk
11533#define SDIO_STA_CTIMEOUT_Pos (2U)
11534#define SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos)
11535#define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk
11536#define SDIO_STA_DTIMEOUT_Pos (3U)
11537#define SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos)
11538#define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk
11539#define SDIO_STA_TXUNDERR_Pos (4U)
11540#define SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos)
11541#define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk
11542#define SDIO_STA_RXOVERR_Pos (5U)
11543#define SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos)
11544#define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk
11545#define SDIO_STA_CMDREND_Pos (6U)
11546#define SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos)
11547#define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk
11548#define SDIO_STA_CMDSENT_Pos (7U)
11549#define SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos)
11550#define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk
11551#define SDIO_STA_DATAEND_Pos (8U)
11552#define SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos)
11553#define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk
11554#define SDIO_STA_STBITERR_Pos (9U)
11555#define SDIO_STA_STBITERR_Msk (0x1UL << SDIO_STA_STBITERR_Pos)
11556#define SDIO_STA_STBITERR SDIO_STA_STBITERR_Msk
11557#define SDIO_STA_DBCKEND_Pos (10U)
11558#define SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos)
11559#define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk
11560#define SDIO_STA_CMDACT_Pos (11U)
11561#define SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos)
11562#define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk
11563#define SDIO_STA_TXACT_Pos (12U)
11564#define SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos)
11565#define SDIO_STA_TXACT SDIO_STA_TXACT_Msk
11566#define SDIO_STA_RXACT_Pos (13U)
11567#define SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos)
11568#define SDIO_STA_RXACT SDIO_STA_RXACT_Msk
11569#define SDIO_STA_TXFIFOHE_Pos (14U)
11570#define SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos)
11571#define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk
11572#define SDIO_STA_RXFIFOHF_Pos (15U)
11573#define SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos)
11574#define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk
11575#define SDIO_STA_TXFIFOF_Pos (16U)
11576#define SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos)
11577#define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk
11578#define SDIO_STA_RXFIFOF_Pos (17U)
11579#define SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos)
11580#define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk
11581#define SDIO_STA_TXFIFOE_Pos (18U)
11582#define SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos)
11583#define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk
11584#define SDIO_STA_RXFIFOE_Pos (19U)
11585#define SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos)
11586#define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk
11587#define SDIO_STA_TXDAVL_Pos (20U)
11588#define SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos)
11589#define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk
11590#define SDIO_STA_RXDAVL_Pos (21U)
11591#define SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos)
11592#define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk
11593#define SDIO_STA_SDIOIT_Pos (22U)
11594#define SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos)
11595#define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk
11596#define SDIO_STA_CEATAEND_Pos (23U)
11597#define SDIO_STA_CEATAEND_Msk (0x1UL << SDIO_STA_CEATAEND_Pos)
11598#define SDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk
11600/******************* Bit definition for SDIO_ICR register *******************/
11601#define SDIO_ICR_CCRCFAILC_Pos (0U)
11602#define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos)
11603#define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk
11604#define SDIO_ICR_DCRCFAILC_Pos (1U)
11605#define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos)
11606#define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk
11607#define SDIO_ICR_CTIMEOUTC_Pos (2U)
11608#define SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos)
11609#define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk
11610#define SDIO_ICR_DTIMEOUTC_Pos (3U)
11611#define SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos)
11612#define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk
11613#define SDIO_ICR_TXUNDERRC_Pos (4U)
11614#define SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos)
11615#define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk
11616#define SDIO_ICR_RXOVERRC_Pos (5U)
11617#define SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos)
11618#define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk
11619#define SDIO_ICR_CMDRENDC_Pos (6U)
11620#define SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos)
11621#define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk
11622#define SDIO_ICR_CMDSENTC_Pos (7U)
11623#define SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos)
11624#define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk
11625#define SDIO_ICR_DATAENDC_Pos (8U)
11626#define SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos)
11627#define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk
11628#define SDIO_ICR_STBITERRC_Pos (9U)
11629#define SDIO_ICR_STBITERRC_Msk (0x1UL << SDIO_ICR_STBITERRC_Pos)
11630#define SDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk
11631#define SDIO_ICR_DBCKENDC_Pos (10U)
11632#define SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos)
11633#define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk
11634#define SDIO_ICR_SDIOITC_Pos (22U)
11635#define SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos)
11636#define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk
11637#define SDIO_ICR_CEATAENDC_Pos (23U)
11638#define SDIO_ICR_CEATAENDC_Msk (0x1UL << SDIO_ICR_CEATAENDC_Pos)
11639#define SDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk
11641/****************** Bit definition for SDIO_MASK register *******************/
11642#define SDIO_MASK_CCRCFAILIE_Pos (0U)
11643#define SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos)
11644#define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk
11645#define SDIO_MASK_DCRCFAILIE_Pos (1U)
11646#define SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos)
11647#define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk
11648#define SDIO_MASK_CTIMEOUTIE_Pos (2U)
11649#define SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos)
11650#define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk
11651#define SDIO_MASK_DTIMEOUTIE_Pos (3U)
11652#define SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos)
11653#define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk
11654#define SDIO_MASK_TXUNDERRIE_Pos (4U)
11655#define SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos)
11656#define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk
11657#define SDIO_MASK_RXOVERRIE_Pos (5U)
11658#define SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos)
11659#define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk
11660#define SDIO_MASK_CMDRENDIE_Pos (6U)
11661#define SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos)
11662#define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk
11663#define SDIO_MASK_CMDSENTIE_Pos (7U)
11664#define SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos)
11665#define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk
11666#define SDIO_MASK_DATAENDIE_Pos (8U)
11667#define SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos)
11668#define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk
11669#define SDIO_MASK_STBITERRIE_Pos (9U)
11670#define SDIO_MASK_STBITERRIE_Msk (0x1UL << SDIO_MASK_STBITERRIE_Pos)
11671#define SDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk
11672#define SDIO_MASK_DBCKENDIE_Pos (10U)
11673#define SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos)
11674#define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk
11675#define SDIO_MASK_CMDACTIE_Pos (11U)
11676#define SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos)
11677#define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk
11678#define SDIO_MASK_TXACTIE_Pos (12U)
11679#define SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos)
11680#define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk
11681#define SDIO_MASK_RXACTIE_Pos (13U)
11682#define SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos)
11683#define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk
11684#define SDIO_MASK_TXFIFOHEIE_Pos (14U)
11685#define SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos)
11686#define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk
11687#define SDIO_MASK_RXFIFOHFIE_Pos (15U)
11688#define SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos)
11689#define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk
11690#define SDIO_MASK_TXFIFOFIE_Pos (16U)
11691#define SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos)
11692#define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk
11693#define SDIO_MASK_RXFIFOFIE_Pos (17U)
11694#define SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos)
11695#define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk
11696#define SDIO_MASK_TXFIFOEIE_Pos (18U)
11697#define SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos)
11698#define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk
11699#define SDIO_MASK_RXFIFOEIE_Pos (19U)
11700#define SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos)
11701#define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk
11702#define SDIO_MASK_TXDAVLIE_Pos (20U)
11703#define SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos)
11704#define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk
11705#define SDIO_MASK_RXDAVLIE_Pos (21U)
11706#define SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos)
11707#define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk
11708#define SDIO_MASK_SDIOITIE_Pos (22U)
11709#define SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos)
11710#define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk
11711#define SDIO_MASK_CEATAENDIE_Pos (23U)
11712#define SDIO_MASK_CEATAENDIE_Msk (0x1UL << SDIO_MASK_CEATAENDIE_Pos)
11713#define SDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk
11715/***************** Bit definition for SDIO_FIFOCNT register *****************/
11716#define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
11717#define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos)
11718#define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk
11720/****************** Bit definition for SDIO_FIFO register *******************/
11721#define SDIO_FIFO_FIFODATA_Pos (0U)
11722#define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos)
11723#define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk
11725/******************************************************************************/
11726/* */
11727/* Serial Peripheral Interface */
11728/* */
11729/******************************************************************************/
11730#define SPI_I2S_FULLDUPLEX_SUPPORT
11732/******************* Bit definition for SPI_CR1 register ********************/
11733#define SPI_CR1_CPHA_Pos (0U)
11734#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
11735#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk
11736#define SPI_CR1_CPOL_Pos (1U)
11737#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
11738#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk
11739#define SPI_CR1_MSTR_Pos (2U)
11740#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
11741#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk
11743#define SPI_CR1_BR_Pos (3U)
11744#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
11745#define SPI_CR1_BR SPI_CR1_BR_Msk
11746#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
11747#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
11748#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
11750#define SPI_CR1_SPE_Pos (6U)
11751#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
11752#define SPI_CR1_SPE SPI_CR1_SPE_Msk
11753#define SPI_CR1_LSBFIRST_Pos (7U)
11754#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
11755#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
11756#define SPI_CR1_SSI_Pos (8U)
11757#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
11758#define SPI_CR1_SSI SPI_CR1_SSI_Msk
11759#define SPI_CR1_SSM_Pos (9U)
11760#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
11761#define SPI_CR1_SSM SPI_CR1_SSM_Msk
11762#define SPI_CR1_RXONLY_Pos (10U)
11763#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
11764#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
11765#define SPI_CR1_DFF_Pos (11U)
11766#define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos)
11767#define SPI_CR1_DFF SPI_CR1_DFF_Msk
11768#define SPI_CR1_CRCNEXT_Pos (12U)
11769#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
11770#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
11771#define SPI_CR1_CRCEN_Pos (13U)
11772#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
11773#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
11774#define SPI_CR1_BIDIOE_Pos (14U)
11775#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
11776#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
11777#define SPI_CR1_BIDIMODE_Pos (15U)
11778#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
11779#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
11781/******************* Bit definition for SPI_CR2 register ********************/
11782#define SPI_CR2_RXDMAEN_Pos (0U)
11783#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
11784#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
11785#define SPI_CR2_TXDMAEN_Pos (1U)
11786#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
11787#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
11788#define SPI_CR2_SSOE_Pos (2U)
11789#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
11790#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk
11791#define SPI_CR2_FRF_Pos (4U)
11792#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)
11793#define SPI_CR2_FRF SPI_CR2_FRF_Msk
11794#define SPI_CR2_ERRIE_Pos (5U)
11795#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
11796#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
11797#define SPI_CR2_RXNEIE_Pos (6U)
11798#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
11799#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
11800#define SPI_CR2_TXEIE_Pos (7U)
11801#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
11802#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
11804/******************** Bit definition for SPI_SR register ********************/
11805#define SPI_SR_RXNE_Pos (0U)
11806#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
11807#define SPI_SR_RXNE SPI_SR_RXNE_Msk
11808#define SPI_SR_TXE_Pos (1U)
11809#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
11810#define SPI_SR_TXE SPI_SR_TXE_Msk
11811#define SPI_SR_CHSIDE_Pos (2U)
11812#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
11813#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
11814#define SPI_SR_UDR_Pos (3U)
11815#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
11816#define SPI_SR_UDR SPI_SR_UDR_Msk
11817#define SPI_SR_CRCERR_Pos (4U)
11818#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
11819#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk
11820#define SPI_SR_MODF_Pos (5U)
11821#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
11822#define SPI_SR_MODF SPI_SR_MODF_Msk
11823#define SPI_SR_OVR_Pos (6U)
11824#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
11825#define SPI_SR_OVR SPI_SR_OVR_Msk
11826#define SPI_SR_BSY_Pos (7U)
11827#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
11828#define SPI_SR_BSY SPI_SR_BSY_Msk
11829#define SPI_SR_FRE_Pos (8U)
11830#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)
11831#define SPI_SR_FRE SPI_SR_FRE_Msk
11833/******************** Bit definition for SPI_DR register ********************/
11834#define SPI_DR_DR_Pos (0U)
11835#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
11836#define SPI_DR_DR SPI_DR_DR_Msk
11838/******************* Bit definition for SPI_CRCPR register ******************/
11839#define SPI_CRCPR_CRCPOLY_Pos (0U)
11840#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
11841#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
11843/****************** Bit definition for SPI_RXCRCR register ******************/
11844#define SPI_RXCRCR_RXCRC_Pos (0U)
11845#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
11846#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
11848/****************** Bit definition for SPI_TXCRCR register ******************/
11849#define SPI_TXCRCR_TXCRC_Pos (0U)
11850#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
11851#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
11853/****************** Bit definition for SPI_I2SCFGR register *****************/
11854#define SPI_I2SCFGR_CHLEN_Pos (0U)
11855#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
11856#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk
11858#define SPI_I2SCFGR_DATLEN_Pos (1U)
11859#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
11860#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk
11861#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
11862#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
11864#define SPI_I2SCFGR_CKPOL_Pos (3U)
11865#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
11866#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk
11868#define SPI_I2SCFGR_I2SSTD_Pos (4U)
11869#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
11870#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk
11871#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
11872#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
11874#define SPI_I2SCFGR_PCMSYNC_Pos (7U)
11875#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
11876#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk
11878#define SPI_I2SCFGR_I2SCFG_Pos (8U)
11879#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)
11880#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk
11881#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
11882#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
11884#define SPI_I2SCFGR_I2SE_Pos (10U)
11885#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)
11886#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk
11887#define SPI_I2SCFGR_I2SMOD_Pos (11U)
11888#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
11889#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
11891/****************** Bit definition for SPI_I2SPR register *******************/
11892#define SPI_I2SPR_I2SDIV_Pos (0U)
11893#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)
11894#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk
11895#define SPI_I2SPR_ODD_Pos (8U)
11896#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)
11897#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk
11898#define SPI_I2SPR_MCKOE_Pos (9U)
11899#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)
11900#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk
11902/******************************************************************************/
11903/* */
11904/* SYSCFG */
11905/* */
11906/******************************************************************************/
11907/****************** Bit definition for SYSCFG_MEMRMP register ***************/
11908#define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
11909#define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
11910#define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk
11911#define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
11912#define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
11913/****************** Bit definition for SYSCFG_PMC register ******************/
11914#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)
11915#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)
11916#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk
11918/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
11919#define SYSCFG_EXTICR1_EXTI0_Pos (0U)
11920#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
11921#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
11922#define SYSCFG_EXTICR1_EXTI1_Pos (4U)
11923#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
11924#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
11925#define SYSCFG_EXTICR1_EXTI2_Pos (8U)
11926#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
11927#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
11928#define SYSCFG_EXTICR1_EXTI3_Pos (12U)
11929#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
11930#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
11934#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U
11935#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U
11936#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U
11937#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U
11938#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U
11939#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U
11940#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U
11941#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U
11942#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U
11947#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U
11948#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U
11949#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U
11950#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U
11951#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U
11952#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U
11953#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U
11954#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U
11955#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U
11960#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U
11961#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U
11962#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U
11963#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U
11964#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U
11965#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U
11966#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U
11967#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U
11968#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U
11973#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U
11974#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U
11975#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U
11976#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U
11977#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U
11978#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U
11979#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U
11980#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U
11981#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U
11983/***************** Bit definition for SYSCFG_EXTICR2 register ***************/
11984#define SYSCFG_EXTICR2_EXTI4_Pos (0U)
11985#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
11986#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
11987#define SYSCFG_EXTICR2_EXTI5_Pos (4U)
11988#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
11989#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
11990#define SYSCFG_EXTICR2_EXTI6_Pos (8U)
11991#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
11992#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
11993#define SYSCFG_EXTICR2_EXTI7_Pos (12U)
11994#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
11995#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
12000#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U
12001#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U
12002#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U
12003#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U
12004#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U
12005#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U
12006#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U
12007#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U
12008#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U
12013#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U
12014#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U
12015#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U
12016#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U
12017#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U
12018#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U
12019#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U
12020#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U
12021#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U
12026#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U
12027#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U
12028#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U
12029#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U
12030#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U
12031#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U
12032#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U
12033#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U
12034#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U
12039#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U
12040#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U
12041#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U
12042#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U
12043#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U
12044#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U
12045#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U
12046#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U
12047#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U
12049/***************** Bit definition for SYSCFG_EXTICR3 register ***************/
12050#define SYSCFG_EXTICR3_EXTI8_Pos (0U)
12051#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
12052#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
12053#define SYSCFG_EXTICR3_EXTI9_Pos (4U)
12054#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
12055#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
12056#define SYSCFG_EXTICR3_EXTI10_Pos (8U)
12057#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
12058#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
12059#define SYSCFG_EXTICR3_EXTI11_Pos (12U)
12060#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
12061#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
12066#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U
12067#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U
12068#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U
12069#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U
12070#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U
12071#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U
12072#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U
12073#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U
12074#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U
12079#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U
12080#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U
12081#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U
12082#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U
12083#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U
12084#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U
12085#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U
12086#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U
12087#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U
12092#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U
12093#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U
12094#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U
12095#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U
12096#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U
12097#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U
12098#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U
12099#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U
12100#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U
12105#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U
12106#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U
12107#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U
12108#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U
12109#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U
12110#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U
12111#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U
12112#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U
12113#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U
12115/***************** Bit definition for SYSCFG_EXTICR4 register ***************/
12116#define SYSCFG_EXTICR4_EXTI12_Pos (0U)
12117#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
12118#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
12119#define SYSCFG_EXTICR4_EXTI13_Pos (4U)
12120#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
12121#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
12122#define SYSCFG_EXTICR4_EXTI14_Pos (8U)
12123#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
12124#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
12125#define SYSCFG_EXTICR4_EXTI15_Pos (12U)
12126#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
12127#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
12132#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U
12133#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U
12134#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U
12135#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U
12136#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U
12137#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U
12138#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U
12139#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U
12144#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U
12145#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U
12146#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U
12147#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U
12148#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U
12149#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U
12150#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U
12151#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U
12156#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U
12157#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U
12158#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U
12159#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U
12160#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U
12161#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U
12162#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U
12163#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U
12168#define SYSCFG_EXTICR4_EXTI15_PA 0x0000U
12169#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U
12170#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U
12171#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U
12172#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U
12173#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U
12174#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U
12175#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U
12177/****************** Bit definition for SYSCFG_CMPCR register ****************/
12178#define SYSCFG_CMPCR_CMP_PD_Pos (0U)
12179#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)
12180#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk
12181#define SYSCFG_CMPCR_READY_Pos (8U)
12182#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)
12183#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk
12185/******************************************************************************/
12186/* */
12187/* TIM */
12188/* */
12189/******************************************************************************/
12190/******************* Bit definition for TIM_CR1 register ********************/
12191#define TIM_CR1_CEN_Pos (0U)
12192#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
12193#define TIM_CR1_CEN TIM_CR1_CEN_Msk
12194#define TIM_CR1_UDIS_Pos (1U)
12195#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
12196#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk
12197#define TIM_CR1_URS_Pos (2U)
12198#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
12199#define TIM_CR1_URS TIM_CR1_URS_Msk
12200#define TIM_CR1_OPM_Pos (3U)
12201#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
12202#define TIM_CR1_OPM TIM_CR1_OPM_Msk
12203#define TIM_CR1_DIR_Pos (4U)
12204#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
12205#define TIM_CR1_DIR TIM_CR1_DIR_Msk
12207#define TIM_CR1_CMS_Pos (5U)
12208#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
12209#define TIM_CR1_CMS TIM_CR1_CMS_Msk
12210#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
12211#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
12213#define TIM_CR1_ARPE_Pos (7U)
12214#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
12215#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk
12217#define TIM_CR1_CKD_Pos (8U)
12218#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
12219#define TIM_CR1_CKD TIM_CR1_CKD_Msk
12220#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
12221#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
12223/******************* Bit definition for TIM_CR2 register ********************/
12224#define TIM_CR2_CCPC_Pos (0U)
12225#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
12226#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk
12227#define TIM_CR2_CCUS_Pos (2U)
12228#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
12229#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk
12230#define TIM_CR2_CCDS_Pos (3U)
12231#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
12232#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk
12234#define TIM_CR2_MMS_Pos (4U)
12235#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
12236#define TIM_CR2_MMS TIM_CR2_MMS_Msk
12237#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
12238#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
12239#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
12241#define TIM_CR2_TI1S_Pos (7U)
12242#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
12243#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk
12244#define TIM_CR2_OIS1_Pos (8U)
12245#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
12246#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
12247#define TIM_CR2_OIS1N_Pos (9U)
12248#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
12249#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
12250#define TIM_CR2_OIS2_Pos (10U)
12251#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
12252#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
12253#define TIM_CR2_OIS2N_Pos (11U)
12254#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
12255#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
12256#define TIM_CR2_OIS3_Pos (12U)
12257#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
12258#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
12259#define TIM_CR2_OIS3N_Pos (13U)
12260#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
12261#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
12262#define TIM_CR2_OIS4_Pos (14U)
12263#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
12264#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
12266/******************* Bit definition for TIM_SMCR register *******************/
12267#define TIM_SMCR_SMS_Pos (0U)
12268#define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos)
12269#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk
12270#define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos)
12271#define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos)
12272#define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos)
12274#define TIM_SMCR_TS_Pos (4U)
12275#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
12276#define TIM_SMCR_TS TIM_SMCR_TS_Msk
12277#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
12278#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
12279#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
12281#define TIM_SMCR_MSM_Pos (7U)
12282#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
12283#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk
12285#define TIM_SMCR_ETF_Pos (8U)
12286#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
12287#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk
12288#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
12289#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
12290#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
12291#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
12293#define TIM_SMCR_ETPS_Pos (12U)
12294#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
12295#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
12296#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
12297#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
12299#define TIM_SMCR_ECE_Pos (14U)
12300#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
12301#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk
12302#define TIM_SMCR_ETP_Pos (15U)
12303#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
12304#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk
12306/******************* Bit definition for TIM_DIER register *******************/
12307#define TIM_DIER_UIE_Pos (0U)
12308#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
12309#define TIM_DIER_UIE TIM_DIER_UIE_Msk
12310#define TIM_DIER_CC1IE_Pos (1U)
12311#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
12312#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
12313#define TIM_DIER_CC2IE_Pos (2U)
12314#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
12315#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
12316#define TIM_DIER_CC3IE_Pos (3U)
12317#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
12318#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
12319#define TIM_DIER_CC4IE_Pos (4U)
12320#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
12321#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
12322#define TIM_DIER_COMIE_Pos (5U)
12323#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
12324#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk
12325#define TIM_DIER_TIE_Pos (6U)
12326#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
12327#define TIM_DIER_TIE TIM_DIER_TIE_Msk
12328#define TIM_DIER_BIE_Pos (7U)
12329#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
12330#define TIM_DIER_BIE TIM_DIER_BIE_Msk
12331#define TIM_DIER_UDE_Pos (8U)
12332#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
12333#define TIM_DIER_UDE TIM_DIER_UDE_Msk
12334#define TIM_DIER_CC1DE_Pos (9U)
12335#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
12336#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
12337#define TIM_DIER_CC2DE_Pos (10U)
12338#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
12339#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
12340#define TIM_DIER_CC3DE_Pos (11U)
12341#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
12342#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
12343#define TIM_DIER_CC4DE_Pos (12U)
12344#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
12345#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
12346#define TIM_DIER_COMDE_Pos (13U)
12347#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
12348#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk
12349#define TIM_DIER_TDE_Pos (14U)
12350#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
12351#define TIM_DIER_TDE TIM_DIER_TDE_Msk
12353/******************** Bit definition for TIM_SR register ********************/
12354#define TIM_SR_UIF_Pos (0U)
12355#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
12356#define TIM_SR_UIF TIM_SR_UIF_Msk
12357#define TIM_SR_CC1IF_Pos (1U)
12358#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
12359#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk
12360#define TIM_SR_CC2IF_Pos (2U)
12361#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
12362#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk
12363#define TIM_SR_CC3IF_Pos (3U)
12364#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
12365#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk
12366#define TIM_SR_CC4IF_Pos (4U)
12367#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
12368#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk
12369#define TIM_SR_COMIF_Pos (5U)
12370#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
12371#define TIM_SR_COMIF TIM_SR_COMIF_Msk
12372#define TIM_SR_TIF_Pos (6U)
12373#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
12374#define TIM_SR_TIF TIM_SR_TIF_Msk
12375#define TIM_SR_BIF_Pos (7U)
12376#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
12377#define TIM_SR_BIF TIM_SR_BIF_Msk
12378#define TIM_SR_CC1OF_Pos (9U)
12379#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
12380#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk
12381#define TIM_SR_CC2OF_Pos (10U)
12382#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
12383#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk
12384#define TIM_SR_CC3OF_Pos (11U)
12385#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
12386#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk
12387#define TIM_SR_CC4OF_Pos (12U)
12388#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
12389#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk
12391/******************* Bit definition for TIM_EGR register ********************/
12392#define TIM_EGR_UG_Pos (0U)
12393#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
12394#define TIM_EGR_UG TIM_EGR_UG_Msk
12395#define TIM_EGR_CC1G_Pos (1U)
12396#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
12397#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk
12398#define TIM_EGR_CC2G_Pos (2U)
12399#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
12400#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk
12401#define TIM_EGR_CC3G_Pos (3U)
12402#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
12403#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk
12404#define TIM_EGR_CC4G_Pos (4U)
12405#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
12406#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk
12407#define TIM_EGR_COMG_Pos (5U)
12408#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
12409#define TIM_EGR_COMG TIM_EGR_COMG_Msk
12410#define TIM_EGR_TG_Pos (6U)
12411#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
12412#define TIM_EGR_TG TIM_EGR_TG_Msk
12413#define TIM_EGR_BG_Pos (7U)
12414#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
12415#define TIM_EGR_BG TIM_EGR_BG_Msk
12417/****************** Bit definition for TIM_CCMR1 register *******************/
12418#define TIM_CCMR1_CC1S_Pos (0U)
12419#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
12420#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
12421#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
12422#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
12424#define TIM_CCMR1_OC1FE_Pos (2U)
12425#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
12426#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
12427#define TIM_CCMR1_OC1PE_Pos (3U)
12428#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
12429#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
12431#define TIM_CCMR1_OC1M_Pos (4U)
12432#define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos)
12433#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
12434#define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos)
12435#define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos)
12436#define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos)
12438#define TIM_CCMR1_OC1CE_Pos (7U)
12439#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
12440#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
12442#define TIM_CCMR1_CC2S_Pos (8U)
12443#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
12444#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
12445#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
12446#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
12448#define TIM_CCMR1_OC2FE_Pos (10U)
12449#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
12450#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
12451#define TIM_CCMR1_OC2PE_Pos (11U)
12452#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
12453#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
12455#define TIM_CCMR1_OC2M_Pos (12U)
12456#define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos)
12457#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
12458#define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos)
12459#define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos)
12460#define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos)
12462#define TIM_CCMR1_OC2CE_Pos (15U)
12463#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
12464#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
12466/*----------------------------------------------------------------------------*/
12467
12468#define TIM_CCMR1_IC1PSC_Pos (2U)
12469#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
12470#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
12471#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
12472#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
12474#define TIM_CCMR1_IC1F_Pos (4U)
12475#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
12476#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
12477#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
12478#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
12479#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
12480#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
12482#define TIM_CCMR1_IC2PSC_Pos (10U)
12483#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
12484#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
12485#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
12486#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
12488#define TIM_CCMR1_IC2F_Pos (12U)
12489#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
12490#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
12491#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
12492#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
12493#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
12494#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
12496/****************** Bit definition for TIM_CCMR2 register *******************/
12497#define TIM_CCMR2_CC3S_Pos (0U)
12498#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
12499#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
12500#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
12501#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
12503#define TIM_CCMR2_OC3FE_Pos (2U)
12504#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
12505#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
12506#define TIM_CCMR2_OC3PE_Pos (3U)
12507#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
12508#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
12510#define TIM_CCMR2_OC3M_Pos (4U)
12511#define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos)
12512#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
12513#define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos)
12514#define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos)
12515#define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos)
12517#define TIM_CCMR2_OC3CE_Pos (7U)
12518#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
12519#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
12521#define TIM_CCMR2_CC4S_Pos (8U)
12522#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
12523#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
12524#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
12525#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
12527#define TIM_CCMR2_OC4FE_Pos (10U)
12528#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
12529#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
12530#define TIM_CCMR2_OC4PE_Pos (11U)
12531#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
12532#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
12534#define TIM_CCMR2_OC4M_Pos (12U)
12535#define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos)
12536#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
12537#define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos)
12538#define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos)
12539#define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos)
12541#define TIM_CCMR2_OC4CE_Pos (15U)
12542#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
12543#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
12545/*----------------------------------------------------------------------------*/
12546
12547#define TIM_CCMR2_IC3PSC_Pos (2U)
12548#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
12549#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
12550#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
12551#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
12553#define TIM_CCMR2_IC3F_Pos (4U)
12554#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
12555#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
12556#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
12557#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
12558#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
12559#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
12561#define TIM_CCMR2_IC4PSC_Pos (10U)
12562#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
12563#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
12564#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
12565#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
12567#define TIM_CCMR2_IC4F_Pos (12U)
12568#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
12569#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
12570#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
12571#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
12572#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
12573#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
12575/******************* Bit definition for TIM_CCER register *******************/
12576#define TIM_CCER_CC1E_Pos (0U)
12577#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
12578#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk
12579#define TIM_CCER_CC1P_Pos (1U)
12580#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
12581#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk
12582#define TIM_CCER_CC1NE_Pos (2U)
12583#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
12584#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
12585#define TIM_CCER_CC1NP_Pos (3U)
12586#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
12587#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
12588#define TIM_CCER_CC2E_Pos (4U)
12589#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
12590#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk
12591#define TIM_CCER_CC2P_Pos (5U)
12592#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
12593#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk
12594#define TIM_CCER_CC2NE_Pos (6U)
12595#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
12596#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
12597#define TIM_CCER_CC2NP_Pos (7U)
12598#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
12599#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
12600#define TIM_CCER_CC3E_Pos (8U)
12601#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
12602#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk
12603#define TIM_CCER_CC3P_Pos (9U)
12604#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
12605#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk
12606#define TIM_CCER_CC3NE_Pos (10U)
12607#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
12608#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
12609#define TIM_CCER_CC3NP_Pos (11U)
12610#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
12611#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
12612#define TIM_CCER_CC4E_Pos (12U)
12613#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
12614#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk
12615#define TIM_CCER_CC4P_Pos (13U)
12616#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
12617#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk
12618#define TIM_CCER_CC4NP_Pos (15U)
12619#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
12620#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
12622/******************* Bit definition for TIM_CNT register ********************/
12623#define TIM_CNT_CNT_Pos (0U)
12624#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
12625#define TIM_CNT_CNT TIM_CNT_CNT_Msk
12627/******************* Bit definition for TIM_PSC register ********************/
12628#define TIM_PSC_PSC_Pos (0U)
12629#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
12630#define TIM_PSC_PSC TIM_PSC_PSC_Msk
12632/******************* Bit definition for TIM_ARR register ********************/
12633#define TIM_ARR_ARR_Pos (0U)
12634#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
12635#define TIM_ARR_ARR TIM_ARR_ARR_Msk
12637/******************* Bit definition for TIM_RCR register ********************/
12638#define TIM_RCR_REP_Pos (0U)
12639#define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos)
12640#define TIM_RCR_REP TIM_RCR_REP_Msk
12642/******************* Bit definition for TIM_CCR1 register *******************/
12643#define TIM_CCR1_CCR1_Pos (0U)
12644#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
12645#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
12647/******************* Bit definition for TIM_CCR2 register *******************/
12648#define TIM_CCR2_CCR2_Pos (0U)
12649#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
12650#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
12652/******************* Bit definition for TIM_CCR3 register *******************/
12653#define TIM_CCR3_CCR3_Pos (0U)
12654#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
12655#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
12657/******************* Bit definition for TIM_CCR4 register *******************/
12658#define TIM_CCR4_CCR4_Pos (0U)
12659#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
12660#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
12662/******************* Bit definition for TIM_BDTR register *******************/
12663#define TIM_BDTR_DTG_Pos (0U)
12664#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
12665#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk
12666#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
12667#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
12668#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
12669#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
12670#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
12671#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
12672#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
12673#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
12675#define TIM_BDTR_LOCK_Pos (8U)
12676#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
12677#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
12678#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
12679#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
12681#define TIM_BDTR_OSSI_Pos (10U)
12682#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
12683#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
12684#define TIM_BDTR_OSSR_Pos (11U)
12685#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
12686#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
12687#define TIM_BDTR_BKE_Pos (12U)
12688#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
12689#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk
12690#define TIM_BDTR_BKP_Pos (13U)
12691#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
12692#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk
12693#define TIM_BDTR_AOE_Pos (14U)
12694#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
12695#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk
12696#define TIM_BDTR_MOE_Pos (15U)
12697#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
12698#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk
12700/******************* Bit definition for TIM_DCR register ********************/
12701#define TIM_DCR_DBA_Pos (0U)
12702#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
12703#define TIM_DCR_DBA TIM_DCR_DBA_Msk
12704#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
12705#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
12706#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
12707#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
12708#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
12710#define TIM_DCR_DBL_Pos (8U)
12711#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
12712#define TIM_DCR_DBL TIM_DCR_DBL_Msk
12713#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
12714#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
12715#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
12716#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
12717#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
12719/******************* Bit definition for TIM_DMAR register *******************/
12720#define TIM_DMAR_DMAB_Pos (0U)
12721#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
12722#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
12724/******************* Bit definition for TIM_OR register *********************/
12725#define TIM_OR_TI1_RMP_Pos (0U)
12726#define TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos)
12727#define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk
12728#define TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos)
12729#define TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos)
12731#define TIM_OR_TI4_RMP_Pos (6U)
12732#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)
12733#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk
12734#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)
12735#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)
12736#define TIM_OR_ITR1_RMP_Pos (10U)
12737#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)
12738#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk
12739#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)
12740#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)
12743/******************************************************************************/
12744/* */
12745/* Universal Synchronous Asynchronous Receiver Transmitter */
12746/* */
12747/******************************************************************************/
12748/******************* Bit definition for USART_SR register *******************/
12749#define USART_SR_PE_Pos (0U)
12750#define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos)
12751#define USART_SR_PE USART_SR_PE_Msk
12752#define USART_SR_FE_Pos (1U)
12753#define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos)
12754#define USART_SR_FE USART_SR_FE_Msk
12755#define USART_SR_NE_Pos (2U)
12756#define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos)
12757#define USART_SR_NE USART_SR_NE_Msk
12758#define USART_SR_ORE_Pos (3U)
12759#define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos)
12760#define USART_SR_ORE USART_SR_ORE_Msk
12761#define USART_SR_IDLE_Pos (4U)
12762#define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos)
12763#define USART_SR_IDLE USART_SR_IDLE_Msk
12764#define USART_SR_RXNE_Pos (5U)
12765#define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos)
12766#define USART_SR_RXNE USART_SR_RXNE_Msk
12767#define USART_SR_TC_Pos (6U)
12768#define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos)
12769#define USART_SR_TC USART_SR_TC_Msk
12770#define USART_SR_TXE_Pos (7U)
12771#define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos)
12772#define USART_SR_TXE USART_SR_TXE_Msk
12773#define USART_SR_LBD_Pos (8U)
12774#define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos)
12775#define USART_SR_LBD USART_SR_LBD_Msk
12776#define USART_SR_CTS_Pos (9U)
12777#define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos)
12778#define USART_SR_CTS USART_SR_CTS_Msk
12780/******************* Bit definition for USART_DR register *******************/
12781#define USART_DR_DR_Pos (0U)
12782#define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos)
12783#define USART_DR_DR USART_DR_DR_Msk
12785/****************** Bit definition for USART_BRR register *******************/
12786#define USART_BRR_DIV_Fraction_Pos (0U)
12787#define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos)
12788#define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk
12789#define USART_BRR_DIV_Mantissa_Pos (4U)
12790#define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)
12791#define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk
12793/****************** Bit definition for USART_CR1 register *******************/
12794#define USART_CR1_SBK_Pos (0U)
12795#define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos)
12796#define USART_CR1_SBK USART_CR1_SBK_Msk
12797#define USART_CR1_RWU_Pos (1U)
12798#define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos)
12799#define USART_CR1_RWU USART_CR1_RWU_Msk
12800#define USART_CR1_RE_Pos (2U)
12801#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
12802#define USART_CR1_RE USART_CR1_RE_Msk
12803#define USART_CR1_TE_Pos (3U)
12804#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
12805#define USART_CR1_TE USART_CR1_TE_Msk
12806#define USART_CR1_IDLEIE_Pos (4U)
12807#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
12808#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
12809#define USART_CR1_RXNEIE_Pos (5U)
12810#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
12811#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
12812#define USART_CR1_TCIE_Pos (6U)
12813#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
12814#define USART_CR1_TCIE USART_CR1_TCIE_Msk
12815#define USART_CR1_TXEIE_Pos (7U)
12816#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
12817#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk
12818#define USART_CR1_PEIE_Pos (8U)
12819#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
12820#define USART_CR1_PEIE USART_CR1_PEIE_Msk
12821#define USART_CR1_PS_Pos (9U)
12822#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
12823#define USART_CR1_PS USART_CR1_PS_Msk
12824#define USART_CR1_PCE_Pos (10U)
12825#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
12826#define USART_CR1_PCE USART_CR1_PCE_Msk
12827#define USART_CR1_WAKE_Pos (11U)
12828#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
12829#define USART_CR1_WAKE USART_CR1_WAKE_Msk
12830#define USART_CR1_M_Pos (12U)
12831#define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos)
12832#define USART_CR1_M USART_CR1_M_Msk
12833#define USART_CR1_UE_Pos (13U)
12834#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
12835#define USART_CR1_UE USART_CR1_UE_Msk
12836#define USART_CR1_OVER8_Pos (15U)
12837#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
12838#define USART_CR1_OVER8 USART_CR1_OVER8_Msk
12840/****************** Bit definition for USART_CR2 register *******************/
12841#define USART_CR2_ADD_Pos (0U)
12842#define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos)
12843#define USART_CR2_ADD USART_CR2_ADD_Msk
12844#define USART_CR2_LBDL_Pos (5U)
12845#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
12846#define USART_CR2_LBDL USART_CR2_LBDL_Msk
12847#define USART_CR2_LBDIE_Pos (6U)
12848#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
12849#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk
12850#define USART_CR2_LBCL_Pos (8U)
12851#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
12852#define USART_CR2_LBCL USART_CR2_LBCL_Msk
12853#define USART_CR2_CPHA_Pos (9U)
12854#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
12855#define USART_CR2_CPHA USART_CR2_CPHA_Msk
12856#define USART_CR2_CPOL_Pos (10U)
12857#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
12858#define USART_CR2_CPOL USART_CR2_CPOL_Msk
12859#define USART_CR2_CLKEN_Pos (11U)
12860#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
12861#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk
12863#define USART_CR2_STOP_Pos (12U)
12864#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
12865#define USART_CR2_STOP USART_CR2_STOP_Msk
12866#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
12867#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
12869#define USART_CR2_LINEN_Pos (14U)
12870#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
12871#define USART_CR2_LINEN USART_CR2_LINEN_Msk
12873/****************** Bit definition for USART_CR3 register *******************/
12874#define USART_CR3_EIE_Pos (0U)
12875#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
12876#define USART_CR3_EIE USART_CR3_EIE_Msk
12877#define USART_CR3_IREN_Pos (1U)
12878#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
12879#define USART_CR3_IREN USART_CR3_IREN_Msk
12880#define USART_CR3_IRLP_Pos (2U)
12881#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
12882#define USART_CR3_IRLP USART_CR3_IRLP_Msk
12883#define USART_CR3_HDSEL_Pos (3U)
12884#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
12885#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk
12886#define USART_CR3_NACK_Pos (4U)
12887#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
12888#define USART_CR3_NACK USART_CR3_NACK_Msk
12889#define USART_CR3_SCEN_Pos (5U)
12890#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
12891#define USART_CR3_SCEN USART_CR3_SCEN_Msk
12892#define USART_CR3_DMAR_Pos (6U)
12893#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
12894#define USART_CR3_DMAR USART_CR3_DMAR_Msk
12895#define USART_CR3_DMAT_Pos (7U)
12896#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
12897#define USART_CR3_DMAT USART_CR3_DMAT_Msk
12898#define USART_CR3_RTSE_Pos (8U)
12899#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
12900#define USART_CR3_RTSE USART_CR3_RTSE_Msk
12901#define USART_CR3_CTSE_Pos (9U)
12902#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
12903#define USART_CR3_CTSE USART_CR3_CTSE_Msk
12904#define USART_CR3_CTSIE_Pos (10U)
12905#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
12906#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk
12907#define USART_CR3_ONEBIT_Pos (11U)
12908#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
12909#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
12911/****************** Bit definition for USART_GTPR register ******************/
12912#define USART_GTPR_PSC_Pos (0U)
12913#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
12914#define USART_GTPR_PSC USART_GTPR_PSC_Msk
12915#define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos)
12916#define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos)
12917#define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos)
12918#define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos)
12919#define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos)
12920#define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos)
12921#define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos)
12922#define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos)
12924#define USART_GTPR_GT_Pos (8U)
12925#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
12926#define USART_GTPR_GT USART_GTPR_GT_Msk
12928/******************************************************************************/
12929/* */
12930/* Window WATCHDOG */
12931/* */
12932/******************************************************************************/
12933/******************* Bit definition for WWDG_CR register ********************/
12934#define WWDG_CR_T_Pos (0U)
12935#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
12936#define WWDG_CR_T WWDG_CR_T_Msk
12937#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
12938#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
12939#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
12940#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
12941#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
12942#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
12943#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
12944/* Legacy defines */
12945#define WWDG_CR_T0 WWDG_CR_T_0
12946#define WWDG_CR_T1 WWDG_CR_T_1
12947#define WWDG_CR_T2 WWDG_CR_T_2
12948#define WWDG_CR_T3 WWDG_CR_T_3
12949#define WWDG_CR_T4 WWDG_CR_T_4
12950#define WWDG_CR_T5 WWDG_CR_T_5
12951#define WWDG_CR_T6 WWDG_CR_T_6
12952
12953#define WWDG_CR_WDGA_Pos (7U)
12954#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
12955#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk
12957/******************* Bit definition for WWDG_CFR register *******************/
12958#define WWDG_CFR_W_Pos (0U)
12959#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
12960#define WWDG_CFR_W WWDG_CFR_W_Msk
12961#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
12962#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
12963#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
12964#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
12965#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
12966#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
12967#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
12968/* Legacy defines */
12969#define WWDG_CFR_W0 WWDG_CFR_W_0
12970#define WWDG_CFR_W1 WWDG_CFR_W_1
12971#define WWDG_CFR_W2 WWDG_CFR_W_2
12972#define WWDG_CFR_W3 WWDG_CFR_W_3
12973#define WWDG_CFR_W4 WWDG_CFR_W_4
12974#define WWDG_CFR_W5 WWDG_CFR_W_5
12975#define WWDG_CFR_W6 WWDG_CFR_W_6
12976
12977#define WWDG_CFR_WDGTB_Pos (7U)
12978#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
12979#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
12980#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
12981#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
12982/* Legacy defines */
12983#define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
12984#define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
12985
12986#define WWDG_CFR_EWI_Pos (9U)
12987#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
12988#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk
12990/******************* Bit definition for WWDG_SR register ********************/
12991#define WWDG_SR_EWIF_Pos (0U)
12992#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
12993#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk
12996/******************************************************************************/
12997/* */
12998/* DBG */
12999/* */
13000/******************************************************************************/
13001/******************** Bit definition for DBGMCU_IDCODE register *************/
13002#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
13003#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
13004#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
13005#define DBGMCU_IDCODE_REV_ID_Pos (16U)
13006#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
13007#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
13008
13009/******************** Bit definition for DBGMCU_CR register *****************/
13010#define DBGMCU_CR_DBG_SLEEP_Pos (0U)
13011#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
13012#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
13013#define DBGMCU_CR_DBG_STOP_Pos (1U)
13014#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
13015#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
13016#define DBGMCU_CR_DBG_STANDBY_Pos (2U)
13017#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
13018#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
13019#define DBGMCU_CR_TRACE_IOEN_Pos (5U)
13020#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
13021#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
13022
13023#define DBGMCU_CR_TRACE_MODE_Pos (6U)
13024#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
13025#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
13026#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
13027#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
13029/******************** Bit definition for DBGMCU_APB1_FZ register ************/
13030#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
13031#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)
13032#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
13033#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
13034#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)
13035#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
13036#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
13037#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)
13038#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
13039#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
13040#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)
13041#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
13042#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
13043#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)
13044#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
13045#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
13046#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)
13047#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
13048#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
13049#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)
13050#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
13051#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
13052#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)
13053#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
13054#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
13055#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)
13056#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
13057#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
13058#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)
13059#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
13060#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
13061#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)
13062#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
13063#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
13064#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)
13065#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
13066#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
13067#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)
13068#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
13069#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
13070#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)
13071#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
13072#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
13073#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)
13074#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
13075#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
13076#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)
13077#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
13078#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
13079#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)
13080#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
13081/* Old IWDGSTOP bit definition, maintained for legacy purpose */
13082#define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
13083
13084/******************** Bit definition for DBGMCU_APB2_FZ register ************/
13085#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
13086#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)
13087#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
13088#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
13089#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)
13090#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
13091#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
13092#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)
13093#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
13094#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
13095#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)
13096#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
13097#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
13098#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)
13099#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
13100
13101/******************************************************************************/
13102/* */
13103/* Ethernet MAC Registers bits definitions */
13104/* */
13105/******************************************************************************/
13106/* Bit definition for Ethernet MAC Control Register register */
13107#define ETH_MACCR_WD_Pos (23U)
13108#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)
13109#define ETH_MACCR_WD ETH_MACCR_WD_Msk /* Watchdog disable */
13110#define ETH_MACCR_JD_Pos (22U)
13111#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)
13112#define ETH_MACCR_JD ETH_MACCR_JD_Msk /* Jabber disable */
13113#define ETH_MACCR_IFG_Pos (17U)
13114#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)
13115#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk /* Inter-frame gap */
13116#define ETH_MACCR_IFG_96Bit 0x00000000U /* Minimum IFG between frames during transmission is 96Bit */
13117#define ETH_MACCR_IFG_88Bit 0x00020000U /* Minimum IFG between frames during transmission is 88Bit */
13118#define ETH_MACCR_IFG_80Bit 0x00040000U /* Minimum IFG between frames during transmission is 80Bit */
13119#define ETH_MACCR_IFG_72Bit 0x00060000U /* Minimum IFG between frames during transmission is 72Bit */
13120#define ETH_MACCR_IFG_64Bit 0x00080000U /* Minimum IFG between frames during transmission is 64Bit */
13121#define ETH_MACCR_IFG_56Bit 0x000A0000U /* Minimum IFG between frames during transmission is 56Bit */
13122#define ETH_MACCR_IFG_48Bit 0x000C0000U /* Minimum IFG between frames during transmission is 48Bit */
13123#define ETH_MACCR_IFG_40Bit 0x000E0000U /* Minimum IFG between frames during transmission is 40Bit */
13124#define ETH_MACCR_CSD_Pos (16U)
13125#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)
13126#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk /* Carrier sense disable (during transmission) */
13127#define ETH_MACCR_FES_Pos (14U)
13128#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)
13129#define ETH_MACCR_FES ETH_MACCR_FES_Msk /* Fast ethernet speed */
13130#define ETH_MACCR_ROD_Pos (13U)
13131#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)
13132#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk /* Receive own disable */
13133#define ETH_MACCR_LM_Pos (12U)
13134#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)
13135#define ETH_MACCR_LM ETH_MACCR_LM_Msk /* loopback mode */
13136#define ETH_MACCR_DM_Pos (11U)
13137#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)
13138#define ETH_MACCR_DM ETH_MACCR_DM_Msk /* Duplex mode */
13139#define ETH_MACCR_IPCO_Pos (10U)
13140#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)
13141#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk /* IP Checksum offload */
13142#define ETH_MACCR_RD_Pos (9U)
13143#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)
13144#define ETH_MACCR_RD ETH_MACCR_RD_Msk /* Retry disable */
13145#define ETH_MACCR_APCS_Pos (7U)
13146#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)
13147#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk /* Automatic Pad/CRC stripping */
13148#define ETH_MACCR_BL_Pos (5U)
13149#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)
13150#define ETH_MACCR_BL ETH_MACCR_BL_Msk /* Back-off limit: random integer number (r) of slot time delays before rescheduling
13151 a transmission attempt during retries after a collision: 0 =< r <2^k */
13152#define ETH_MACCR_BL_10 0x00000000U /* k = min (n, 10) */
13153#define ETH_MACCR_BL_8 0x00000020U /* k = min (n, 8) */
13154#define ETH_MACCR_BL_4 0x00000040U /* k = min (n, 4) */
13155#define ETH_MACCR_BL_1 0x00000060U /* k = min (n, 1) */
13156#define ETH_MACCR_DC_Pos (4U)
13157#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)
13158#define ETH_MACCR_DC ETH_MACCR_DC_Msk /* Defferal check */
13159#define ETH_MACCR_TE_Pos (3U)
13160#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)
13161#define ETH_MACCR_TE ETH_MACCR_TE_Msk /* Transmitter enable */
13162#define ETH_MACCR_RE_Pos (2U)
13163#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)
13164#define ETH_MACCR_RE ETH_MACCR_RE_Msk /* Receiver enable */
13165
13166/* Bit definition for Ethernet MAC Frame Filter Register */
13167#define ETH_MACFFR_RA_Pos (31U)
13168#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)
13169#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk /* Receive all */
13170#define ETH_MACFFR_HPF_Pos (10U)
13171#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)
13172#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk /* Hash or perfect filter */
13173#define ETH_MACFFR_SAF_Pos (9U)
13174#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)
13175#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk /* Source address filter enable */
13176#define ETH_MACFFR_SAIF_Pos (8U)
13177#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)
13178#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk /* SA inverse filtering */
13179#define ETH_MACFFR_PCF_Pos (6U)
13180#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)
13181#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk /* Pass control frames: 3 cases */
13182#define ETH_MACFFR_PCF_BlockAll_Pos (6U)
13183#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)
13184#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk /* MAC filters all control frames from reaching the application */
13185#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)
13186#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)
13187#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk /* MAC forwards all control frames to application even if they fail the Address Filter */
13188#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)
13189#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)
13190#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk /* MAC forwards control frames that pass the Address Filter. */
13191#define ETH_MACFFR_BFD_Pos (5U)
13192#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)
13193#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk /* Broadcast frame disable */
13194#define ETH_MACFFR_PAM_Pos (4U)
13195#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)
13196#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk /* Pass all mutlicast */
13197#define ETH_MACFFR_DAIF_Pos (3U)
13198#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)
13199#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk /* DA Inverse filtering */
13200#define ETH_MACFFR_HM_Pos (2U)
13201#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)
13202#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk /* Hash multicast */
13203#define ETH_MACFFR_HU_Pos (1U)
13204#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)
13205#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk /* Hash unicast */
13206#define ETH_MACFFR_PM_Pos (0U)
13207#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)
13208#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk /* Promiscuous mode */
13209
13210/* Bit definition for Ethernet MAC Hash Table High Register */
13211#define ETH_MACHTHR_HTH_Pos (0U)
13212#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)
13213#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk /* Hash table high */
13214
13215/* Bit definition for Ethernet MAC Hash Table Low Register */
13216#define ETH_MACHTLR_HTL_Pos (0U)
13217#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)
13218#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk /* Hash table low */
13219
13220/* Bit definition for Ethernet MAC MII Address Register */
13221#define ETH_MACMIIAR_PA_Pos (11U)
13222#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)
13223#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk /* Physical layer address */
13224#define ETH_MACMIIAR_MR_Pos (6U)
13225#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)
13226#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk /* MII register in the selected PHY */
13227#define ETH_MACMIIAR_CR_Pos (2U)
13228#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)
13229#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk /* CR clock range: 6 cases */
13230#define ETH_MACMIIAR_CR_Div42 0x00000000U /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
13231#define ETH_MACMIIAR_CR_Div62_Pos (2U)
13232#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)
13233#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
13234#define ETH_MACMIIAR_CR_Div16_Pos (3U)
13235#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)
13236#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
13237#define ETH_MACMIIAR_CR_Div26_Pos (2U)
13238#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)
13239#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
13240#define ETH_MACMIIAR_CR_Div102_Pos (4U)
13241#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)
13242#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
13243#define ETH_MACMIIAR_MW_Pos (1U)
13244#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)
13245#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk /* MII write */
13246#define ETH_MACMIIAR_MB_Pos (0U)
13247#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)
13248#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk /* MII busy */
13249
13250/* Bit definition for Ethernet MAC MII Data Register */
13251#define ETH_MACMIIDR_MD_Pos (0U)
13252#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)
13253#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk /* MII data: read/write data from/to PHY */
13254
13255/* Bit definition for Ethernet MAC Flow Control Register */
13256#define ETH_MACFCR_PT_Pos (16U)
13257#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)
13258#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk /* Pause time */
13259#define ETH_MACFCR_ZQPD_Pos (7U)
13260#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)
13261#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk /* Zero-quanta pause disable */
13262#define ETH_MACFCR_PLT_Pos (4U)
13263#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)
13264#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk /* Pause low threshold: 4 cases */
13265#define ETH_MACFCR_PLT_Minus4 0x00000000U /* Pause time minus 4 slot times */
13266#define ETH_MACFCR_PLT_Minus28_Pos (4U)
13267#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)
13268#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk /* Pause time minus 28 slot times */
13269#define ETH_MACFCR_PLT_Minus144_Pos (5U)
13270#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)
13271#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk /* Pause time minus 144 slot times */
13272#define ETH_MACFCR_PLT_Minus256_Pos (4U)
13273#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)
13274#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk /* Pause time minus 256 slot times */
13275#define ETH_MACFCR_UPFD_Pos (3U)
13276#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)
13277#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk /* Unicast pause frame detect */
13278#define ETH_MACFCR_RFCE_Pos (2U)
13279#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)
13280#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk /* Receive flow control enable */
13281#define ETH_MACFCR_TFCE_Pos (1U)
13282#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)
13283#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk /* Transmit flow control enable */
13284#define ETH_MACFCR_FCBBPA_Pos (0U)
13285#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)
13286#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk /* Flow control busy/backpressure activate */
13287
13288/* Bit definition for Ethernet MAC VLAN Tag Register */
13289#define ETH_MACVLANTR_VLANTC_Pos (16U)
13290#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)
13291#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk /* 12-bit VLAN tag comparison */
13292#define ETH_MACVLANTR_VLANTI_Pos (0U)
13293#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)
13294#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk /* VLAN tag identifier (for receive frames) */
13295
13296/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
13297#define ETH_MACRWUFFR_D_Pos (0U)
13298#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)
13299#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk /* Wake-up frame filter register data */
13300/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
13301 Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
13302/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
13303 Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
13304 Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
13305 Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
13306 Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
13307 RSVD - Filter1 Command - RSVD - Filter0 Command
13308 Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
13309 Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
13310 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
13311
13312/* Bit definition for Ethernet MAC PMT Control and Status Register */
13313#define ETH_MACPMTCSR_WFFRPR_Pos (31U)
13314#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)
13315#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk /* Wake-Up Frame Filter Register Pointer Reset */
13316#define ETH_MACPMTCSR_GU_Pos (9U)
13317#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)
13318#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk /* Global Unicast */
13319#define ETH_MACPMTCSR_WFR_Pos (6U)
13320#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)
13321#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk /* Wake-Up Frame Received */
13322#define ETH_MACPMTCSR_MPR_Pos (5U)
13323#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)
13324#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk /* Magic Packet Received */
13325#define ETH_MACPMTCSR_WFE_Pos (2U)
13326#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)
13327#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk /* Wake-Up Frame Enable */
13328#define ETH_MACPMTCSR_MPE_Pos (1U)
13329#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)
13330#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk /* Magic Packet Enable */
13331#define ETH_MACPMTCSR_PD_Pos (0U)
13332#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)
13333#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk /* Power Down */
13334
13335/* Bit definition for Ethernet MAC debug Register */
13336#define ETH_MACDBGR_TFF_Pos (25U)
13337#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)
13338#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk /* Tx FIFO full */
13339#define ETH_MACDBGR_TFNE_Pos (24U)
13340#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)
13341#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk /* Tx FIFO not empty */
13342#define ETH_MACDBGR_TFWA_Pos (22U)
13343#define ETH_MACDBGR_TFWA_Msk (0x1UL << ETH_MACDBGR_TFWA_Pos)
13344#define ETH_MACDBGR_TFWA ETH_MACDBGR_TFWA_Msk /* Tx FIFO write active */
13345#define ETH_MACDBGR_TFRS_Pos (20U)
13346#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)
13347#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk /* Tx FIFO read status mask */
13348#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)
13349#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)
13350#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk /* Writing the received TxStatus or flushing the TxFIFO */
13351#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)
13352#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)
13353#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk /* Waiting for TxStatus from MAC transmitter */
13354#define ETH_MACDBGR_TFRS_READ_Pos (20U)
13355#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)
13356#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk /* Read state (transferring data to the MAC transmitter) */
13357#define ETH_MACDBGR_TFRS_IDLE 0x00000000U /* Idle state */
13358#define ETH_MACDBGR_MTP_Pos (19U)
13359#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)
13360#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk /* MAC transmitter in pause */
13361#define ETH_MACDBGR_MTFCS_Pos (17U)
13362#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)
13363#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk /* MAC transmit frame controller status mask */
13364#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)
13365#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)
13366#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk /* Transferring input frame for transmission */
13367#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)
13368#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)
13369#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk /* Generating and transmitting a Pause control frame (in full duplex mode) */
13370#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)
13371#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)
13372#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk /* Waiting for Status of previous frame or IFG/backoff period to be over */
13373#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U /* Idle */
13374#define ETH_MACDBGR_MMTEA_Pos (16U)
13375#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)
13376#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk /* MAC MII transmit engine active */
13377#define ETH_MACDBGR_RFFL_Pos (8U)
13378#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)
13379#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk /* Rx FIFO fill level mask */
13380#define ETH_MACDBGR_RFFL_FULL_Pos (8U)
13381#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)
13382#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk /* RxFIFO full */
13383#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)
13384#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)
13385#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk /* RxFIFO fill-level above flow-control activate threshold */
13386#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)
13387#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)
13388#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk /* RxFIFO fill-level below flow-control de-activate threshold */
13389#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U /* RxFIFO empty */
13390#define ETH_MACDBGR_RFRCS_Pos (5U)
13391#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)
13392#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk /* Rx FIFO read controller status mask */
13393#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)
13394#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)
13395#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk /* Flushing the frame data and status */
13396#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)
13397#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)
13398#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk /* Reading frame status (or time-stamp) */
13399#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)
13400#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)
13401#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk /* Reading frame data */
13402#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U /* IDLE state */
13403#define ETH_MACDBGR_RFWRA_Pos (4U)
13404#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)
13405#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk /* Rx FIFO write controller active */
13406#define ETH_MACDBGR_MSFRWCS_Pos (1U)
13407#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)
13408#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk /* MAC small FIFO read / write controllers status mask */
13409#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)
13410#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)
13411#define ETH_MACDBGR_MMRPEA_Pos (0U)
13412#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)
13413#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk /* MAC MII receive protocol engine active */
13414
13415/* Bit definition for Ethernet MAC Status Register */
13416#define ETH_MACSR_TSTS_Pos (9U)
13417#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)
13418#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk /* Time stamp trigger status */
13419#define ETH_MACSR_MMCTS_Pos (6U)
13420#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)
13421#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk /* MMC transmit status */
13422#define ETH_MACSR_MMMCRS_Pos (5U)
13423#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)
13424#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk /* MMC receive status */
13425#define ETH_MACSR_MMCS_Pos (4U)
13426#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)
13427#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk /* MMC status */
13428#define ETH_MACSR_PMTS_Pos (3U)
13429#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)
13430#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk /* PMT status */
13431
13432/* Bit definition for Ethernet MAC Interrupt Mask Register */
13433#define ETH_MACIMR_TSTIM_Pos (9U)
13434#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)
13435#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk /* Time stamp trigger interrupt mask */
13436#define ETH_MACIMR_PMTIM_Pos (3U)
13437#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)
13438#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk /* PMT interrupt mask */
13439
13440/* Bit definition for Ethernet MAC Address0 High Register */
13441#define ETH_MACA0HR_MACA0H_Pos (0U)
13442#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)
13443#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk /* MAC address0 high */
13444
13445/* Bit definition for Ethernet MAC Address0 Low Register */
13446#define ETH_MACA0LR_MACA0L_Pos (0U)
13447#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)
13448#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk /* MAC address0 low */
13449
13450/* Bit definition for Ethernet MAC Address1 High Register */
13451#define ETH_MACA1HR_AE_Pos (31U)
13452#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)
13453#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk /* Address enable */
13454#define ETH_MACA1HR_SA_Pos (30U)
13455#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)
13456#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk /* Source address */
13457#define ETH_MACA1HR_MBC_Pos (24U)
13458#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)
13459#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
13460#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
13461#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
13462#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
13463#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
13464#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
13465#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [7:0] */
13466#define ETH_MACA1HR_MACA1H_Pos (0U)
13467#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)
13468#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk /* MAC address1 high */
13469
13470/* Bit definition for Ethernet MAC Address1 Low Register */
13471#define ETH_MACA1LR_MACA1L_Pos (0U)
13472#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)
13473#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk /* MAC address1 low */
13474
13475/* Bit definition for Ethernet MAC Address2 High Register */
13476#define ETH_MACA2HR_AE_Pos (31U)
13477#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)
13478#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk /* Address enable */
13479#define ETH_MACA2HR_SA_Pos (30U)
13480#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)
13481#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk /* Source address */
13482#define ETH_MACA2HR_MBC_Pos (24U)
13483#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)
13484#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk /* Mask byte control */
13485#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
13486#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
13487#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
13488#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
13489#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
13490#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [70] */
13491#define ETH_MACA2HR_MACA2H_Pos (0U)
13492#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)
13493#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk /* MAC address1 high */
13494
13495/* Bit definition for Ethernet MAC Address2 Low Register */
13496#define ETH_MACA2LR_MACA2L_Pos (0U)
13497#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)
13498#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk /* MAC address2 low */
13499
13500/* Bit definition for Ethernet MAC Address3 High Register */
13501#define ETH_MACA3HR_AE_Pos (31U)
13502#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)
13503#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk /* Address enable */
13504#define ETH_MACA3HR_SA_Pos (30U)
13505#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)
13506#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk /* Source address */
13507#define ETH_MACA3HR_MBC_Pos (24U)
13508#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)
13509#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk /* Mask byte control */
13510#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
13511#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
13512#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
13513#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
13514#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
13515#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [70] */
13516#define ETH_MACA3HR_MACA3H_Pos (0U)
13517#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)
13518#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk /* MAC address3 high */
13519
13520/* Bit definition for Ethernet MAC Address3 Low Register */
13521#define ETH_MACA3LR_MACA3L_Pos (0U)
13522#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)
13523#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk /* MAC address3 low */
13524
13525/******************************************************************************/
13526/* Ethernet MMC Registers bits definition */
13527/******************************************************************************/
13528
13529/* Bit definition for Ethernet MMC Control Register */
13530#define ETH_MMCCR_MCFHP_Pos (5U)
13531#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)
13532#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk /* MMC counter Full-Half preset */
13533#define ETH_MMCCR_MCP_Pos (4U)
13534#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)
13535#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk /* MMC counter preset */
13536#define ETH_MMCCR_MCF_Pos (3U)
13537#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)
13538#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk /* MMC Counter Freeze */
13539#define ETH_MMCCR_ROR_Pos (2U)
13540#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)
13541#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk /* Reset on Read */
13542#define ETH_MMCCR_CSR_Pos (1U)
13543#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)
13544#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk /* Counter Stop Rollover */
13545#define ETH_MMCCR_CR_Pos (0U)
13546#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)
13547#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk /* Counters Reset */
13548
13549/* Bit definition for Ethernet MMC Receive Interrupt Register */
13550#define ETH_MMCRIR_RGUFS_Pos (17U)
13551#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)
13552#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk /* Set when Rx good unicast frames counter reaches half the maximum value */
13553#define ETH_MMCRIR_RFAES_Pos (6U)
13554#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)
13555#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk /* Set when Rx alignment error counter reaches half the maximum value */
13556#define ETH_MMCRIR_RFCES_Pos (5U)
13557#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)
13558#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk /* Set when Rx crc error counter reaches half the maximum value */
13559
13560/* Bit definition for Ethernet MMC Transmit Interrupt Register */
13561#define ETH_MMCTIR_TGFS_Pos (21U)
13562#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)
13563#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk /* Set when Tx good frame count counter reaches half the maximum value */
13564#define ETH_MMCTIR_TGFMSCS_Pos (15U)
13565#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)
13566#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk /* Set when Tx good multi col counter reaches half the maximum value */
13567#define ETH_MMCTIR_TGFSCS_Pos (14U)
13568#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)
13569#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk /* Set when Tx good single col counter reaches half the maximum value */
13570
13571/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
13572#define ETH_MMCRIMR_RGUFM_Pos (17U)
13573#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)
13574#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
13575#define ETH_MMCRIMR_RFAEM_Pos (6U)
13576#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)
13577#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
13578#define ETH_MMCRIMR_RFCEM_Pos (5U)
13579#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)
13580#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
13581
13582/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
13583#define ETH_MMCTIMR_TGFM_Pos (21U)
13584#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)
13585#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
13586#define ETH_MMCTIMR_TGFMSCM_Pos (15U)
13587#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)
13588#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
13589#define ETH_MMCTIMR_TGFSCM_Pos (14U)
13590#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)
13591#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
13592
13593/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
13594#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)
13595#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)
13596#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
13597
13598/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
13599#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)
13600#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)
13601#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
13602
13603/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
13604#define ETH_MMCTGFCR_TGFC_Pos (0U)
13605#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)
13606#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk /* Number of good frames transmitted. */
13607
13608/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
13609#define ETH_MMCRFCECR_RFCEC_Pos (0U)
13610#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)
13611#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk /* Number of frames received with CRC error. */
13612
13613/* Bit definition for Ethernet MMC Received Frames with Alignment Error Counter Register */
13614#define ETH_MMCRFAECR_RFAEC_Pos (0U)
13615#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)
13616#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk /* Number of frames received with alignment (dribble) error */
13617
13618/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
13619#define ETH_MMCRGUFCR_RGUFC_Pos (0U)
13620#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)
13621#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk /* Number of good unicast frames received. */
13622
13623/******************************************************************************/
13624/* Ethernet PTP Registers bits definition */
13625/******************************************************************************/
13626
13627/* Bit definition for Ethernet PTP Time Stamp Control Register */
13628#define ETH_PTPTSCR_TSPFFMAE_Pos (18U)
13629#define ETH_PTPTSCR_TSPFFMAE_Msk (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)
13630#define ETH_PTPTSCR_TSPFFMAE ETH_PTPTSCR_TSPFFMAE_Msk /* Time stamp PTP frame filtering MAC address enable */
13631#define ETH_PTPTSCR_TSCNT_Pos (16U)
13632#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)
13633#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk /* Time stamp clock node type */
13634#define ETH_PTPTSCR_TSSMRME_Pos (15U)
13635#define ETH_PTPTSCR_TSSMRME_Msk (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)
13636#define ETH_PTPTSCR_TSSMRME ETH_PTPTSCR_TSSMRME_Msk /* Time stamp snapshot for message relevant to master enable */
13637#define ETH_PTPTSCR_TSSEME_Pos (14U)
13638#define ETH_PTPTSCR_TSSEME_Msk (0x1UL << ETH_PTPTSCR_TSSEME_Pos)
13639#define ETH_PTPTSCR_TSSEME ETH_PTPTSCR_TSSEME_Msk /* Time stamp snapshot for event message enable */
13640#define ETH_PTPTSCR_TSSIPV4FE_Pos (13U)
13641#define ETH_PTPTSCR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)
13642#define ETH_PTPTSCR_TSSIPV4FE ETH_PTPTSCR_TSSIPV4FE_Msk /* Time stamp snapshot for IPv4 frames enable */
13643#define ETH_PTPTSCR_TSSIPV6FE_Pos (12U)
13644#define ETH_PTPTSCR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)
13645#define ETH_PTPTSCR_TSSIPV6FE ETH_PTPTSCR_TSSIPV6FE_Msk /* Time stamp snapshot for IPv6 frames enable */
13646#define ETH_PTPTSCR_TSSPTPOEFE_Pos (11U)
13647#define ETH_PTPTSCR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)
13648#define ETH_PTPTSCR_TSSPTPOEFE ETH_PTPTSCR_TSSPTPOEFE_Msk /* Time stamp snapshot for PTP over ethernet frames enable */
13649#define ETH_PTPTSCR_TSPTPPSV2E_Pos (10U)
13650#define ETH_PTPTSCR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)
13651#define ETH_PTPTSCR_TSPTPPSV2E ETH_PTPTSCR_TSPTPPSV2E_Msk /* Time stamp PTP packet snooping for version2 format enable */
13652#define ETH_PTPTSCR_TSSSR_Pos (9U)
13653#define ETH_PTPTSCR_TSSSR_Msk (0x1UL << ETH_PTPTSCR_TSSSR_Pos)
13654#define ETH_PTPTSCR_TSSSR ETH_PTPTSCR_TSSSR_Msk /* Time stamp Sub-seconds rollover */
13655#define ETH_PTPTSCR_TSSARFE_Pos (8U)
13656#define ETH_PTPTSCR_TSSARFE_Msk (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)
13657#define ETH_PTPTSCR_TSSARFE ETH_PTPTSCR_TSSARFE_Msk /* Time stamp snapshot for all received frames enable */
13658
13659#define ETH_PTPTSCR_TSARU_Pos (5U)
13660#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)
13661#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk /* Addend register update */
13662#define ETH_PTPTSCR_TSITE_Pos (4U)
13663#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)
13664#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk /* Time stamp interrupt trigger enable */
13665#define ETH_PTPTSCR_TSSTU_Pos (3U)
13666#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)
13667#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk /* Time stamp update */
13668#define ETH_PTPTSCR_TSSTI_Pos (2U)
13669#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)
13670#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk /* Time stamp initialize */
13671#define ETH_PTPTSCR_TSFCU_Pos (1U)
13672#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)
13673#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk /* Time stamp fine or coarse update */
13674#define ETH_PTPTSCR_TSE_Pos (0U)
13675#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)
13676#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk /* Time stamp enable */
13677
13678/* Bit definition for Ethernet PTP Sub-Second Increment Register */
13679#define ETH_PTPSSIR_STSSI_Pos (0U)
13680#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)
13681#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk /* System time Sub-second increment value */
13682
13683/* Bit definition for Ethernet PTP Time Stamp High Register */
13684#define ETH_PTPTSHR_STS_Pos (0U)
13685#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)
13686#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk /* System Time second */
13687
13688/* Bit definition for Ethernet PTP Time Stamp Low Register */
13689#define ETH_PTPTSLR_STPNS_Pos (31U)
13690#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)
13691#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk /* System Time Positive or negative time */
13692#define ETH_PTPTSLR_STSS_Pos (0U)
13693#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)
13694#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk /* System Time sub-seconds */
13695
13696/* Bit definition for Ethernet PTP Time Stamp High Update Register */
13697#define ETH_PTPTSHUR_TSUS_Pos (0U)
13698#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)
13699#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk /* Time stamp update seconds */
13700
13701/* Bit definition for Ethernet PTP Time Stamp Low Update Register */
13702#define ETH_PTPTSLUR_TSUPNS_Pos (31U)
13703#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)
13704#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk /* Time stamp update Positive or negative time */
13705#define ETH_PTPTSLUR_TSUSS_Pos (0U)
13706#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)
13707#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk /* Time stamp update sub-seconds */
13708
13709/* Bit definition for Ethernet PTP Time Stamp Addend Register */
13710#define ETH_PTPTSAR_TSA_Pos (0U)
13711#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)
13712#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk /* Time stamp addend */
13713
13714/* Bit definition for Ethernet PTP Target Time High Register */
13715#define ETH_PTPTTHR_TTSH_Pos (0U)
13716#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)
13717#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk /* Target time stamp high */
13718
13719/* Bit definition for Ethernet PTP Target Time Low Register */
13720#define ETH_PTPTTLR_TTSL_Pos (0U)
13721#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)
13722#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk /* Target time stamp low */
13723
13724/* Bit definition for Ethernet PTP Time Stamp Status Register */
13725#define ETH_PTPTSSR_TSTTR_Pos (5U)
13726#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)
13727#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk /* Time stamp target time reached */
13728#define ETH_PTPTSSR_TSSO_Pos (4U)
13729#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)
13730#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk /* Time stamp seconds overflow */
13731
13732/******************************************************************************/
13733/* Ethernet DMA Registers bits definition */
13734/******************************************************************************/
13735
13736/* Bit definition for Ethernet DMA Bus Mode Register */
13737#define ETH_DMABMR_MB_Pos (26U)
13738#define ETH_DMABMR_MB_Msk (0x1UL << ETH_DMABMR_MB_Pos)
13739#define ETH_DMABMR_MB ETH_DMABMR_MB_Msk /* Mixed Burst */
13740#define ETH_DMABMR_AAB_Pos (25U)
13741#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)
13742#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk /* Address-Aligned beats */
13743#define ETH_DMABMR_FPM_Pos (24U)
13744#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)
13745#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk /* 4xPBL mode */
13746#define ETH_DMABMR_USP_Pos (23U)
13747#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)
13748#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk /* Use separate PBL */
13749#define ETH_DMABMR_RDP_Pos (17U)
13750#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)
13751#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk /* RxDMA PBL */
13752#define ETH_DMABMR_RDP_1Beat 0x00020000U /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
13753#define ETH_DMABMR_RDP_2Beat 0x00040000U /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
13754#define ETH_DMABMR_RDP_4Beat 0x00080000U /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
13755#define ETH_DMABMR_RDP_8Beat 0x00100000U /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
13756#define ETH_DMABMR_RDP_16Beat 0x00200000U /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
13757#define ETH_DMABMR_RDP_32Beat 0x00400000U /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
13758#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
13759#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
13760#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
13761#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
13762#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
13763#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
13764#define ETH_DMABMR_FB_Pos (16U)
13765#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)
13766#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk /* Fixed Burst */
13767#define ETH_DMABMR_RTPR_Pos (14U)
13768#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)
13769#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk /* Rx Tx priority ratio */
13770#define ETH_DMABMR_RTPR_1_1 0x00000000U /* Rx Tx priority ratio */
13771#define ETH_DMABMR_RTPR_2_1 0x00004000U /* Rx Tx priority ratio */
13772#define ETH_DMABMR_RTPR_3_1 0x00008000U /* Rx Tx priority ratio */
13773#define ETH_DMABMR_RTPR_4_1 0x0000C000U /* Rx Tx priority ratio */
13774#define ETH_DMABMR_PBL_Pos (8U)
13775#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)
13776#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk /* Programmable burst length */
13777#define ETH_DMABMR_PBL_1Beat 0x00000100U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
13778#define ETH_DMABMR_PBL_2Beat 0x00000200U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
13779#define ETH_DMABMR_PBL_4Beat 0x00000400U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
13780#define ETH_DMABMR_PBL_8Beat 0x00000800U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
13781#define ETH_DMABMR_PBL_16Beat 0x00001000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
13782#define ETH_DMABMR_PBL_32Beat 0x00002000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
13783#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
13784#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
13785#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
13786#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
13787#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
13788#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
13789#define ETH_DMABMR_EDE_Pos (7U)
13790#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)
13791#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk /* Enhanced Descriptor Enable */
13792#define ETH_DMABMR_DSL_Pos (2U)
13793#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)
13794#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk /* Descriptor Skip Length */
13795#define ETH_DMABMR_DA_Pos (1U)
13796#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)
13797#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk /* DMA arbitration scheme */
13798#define ETH_DMABMR_SR_Pos (0U)
13799#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)
13800#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk /* Software reset */
13801
13802/* Bit definition for Ethernet DMA Transmit Poll Demand Register */
13803#define ETH_DMATPDR_TPD_Pos (0U)
13804#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)
13805#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk /* Transmit poll demand */
13806
13807/* Bit definition for Ethernet DMA Receive Poll Demand Register */
13808#define ETH_DMARPDR_RPD_Pos (0U)
13809#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)
13810#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk /* Receive poll demand */
13811
13812/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
13813#define ETH_DMARDLAR_SRL_Pos (0U)
13814#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)
13815#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk /* Start of receive list */
13816
13817/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
13818#define ETH_DMATDLAR_STL_Pos (0U)
13819#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)
13820#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk /* Start of transmit list */
13821
13822/* Bit definition for Ethernet DMA Status Register */
13823#define ETH_DMASR_TSTS_Pos (29U)
13824#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)
13825#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk /* Time-stamp trigger status */
13826#define ETH_DMASR_PMTS_Pos (28U)
13827#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)
13828#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk /* PMT status */
13829#define ETH_DMASR_MMCS_Pos (27U)
13830#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)
13831#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk /* MMC status */
13832#define ETH_DMASR_EBS_Pos (23U)
13833#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)
13834#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk /* Error bits status */
13835 /* combination with EBS[2:0] for GetFlagStatus function */
13836#define ETH_DMASR_EBS_DescAccess_Pos (25U)
13837#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)
13838#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk /* Error bits 0-data buffer, 1-desc. access */
13839#define ETH_DMASR_EBS_ReadTransf_Pos (24U)
13840#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)
13841#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk /* Error bits 0-write trnsf, 1-read transfr */
13842#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)
13843#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)
13844#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk /* Error bits 0-Rx DMA, 1-Tx DMA */
13845#define ETH_DMASR_TPS_Pos (20U)
13846#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)
13847#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk /* Transmit process state */
13848#define ETH_DMASR_TPS_Stopped 0x00000000U /* Stopped - Reset or Stop Tx Command issued */
13849#define ETH_DMASR_TPS_Fetching_Pos (20U)
13850#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)
13851#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk /* Running - fetching the Tx descriptor */
13852#define ETH_DMASR_TPS_Waiting_Pos (21U)
13853#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)
13854#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk /* Running - waiting for status */
13855#define ETH_DMASR_TPS_Reading_Pos (20U)
13856#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)
13857#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk /* Running - reading the data from host memory */
13858#define ETH_DMASR_TPS_Suspended_Pos (21U)
13859#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)
13860#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk /* Suspended - Tx Descriptor unavailable */
13861#define ETH_DMASR_TPS_Closing_Pos (20U)
13862#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)
13863#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk /* Running - closing Rx descriptor */
13864#define ETH_DMASR_RPS_Pos (17U)
13865#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)
13866#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk /* Receive process state */
13867#define ETH_DMASR_RPS_Stopped 0x00000000U /* Stopped - Reset or Stop Rx Command issued */
13868#define ETH_DMASR_RPS_Fetching_Pos (17U)
13869#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)
13870#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk /* Running - fetching the Rx descriptor */
13871#define ETH_DMASR_RPS_Waiting_Pos (17U)
13872#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)
13873#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk /* Running - waiting for packet */
13874#define ETH_DMASR_RPS_Suspended_Pos (19U)
13875#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)
13876#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk /* Suspended - Rx Descriptor unavailable */
13877#define ETH_DMASR_RPS_Closing_Pos (17U)
13878#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)
13879#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk /* Running - closing descriptor */
13880#define ETH_DMASR_RPS_Queuing_Pos (17U)
13881#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)
13882#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk /* Running - queuing the receive frame into host memory */
13883#define ETH_DMASR_NIS_Pos (16U)
13884#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)
13885#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk /* Normal interrupt summary */
13886#define ETH_DMASR_AIS_Pos (15U)
13887#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)
13888#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk /* Abnormal interrupt summary */
13889#define ETH_DMASR_ERS_Pos (14U)
13890#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)
13891#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk /* Early receive status */
13892#define ETH_DMASR_FBES_Pos (13U)
13893#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)
13894#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk /* Fatal bus error status */
13895#define ETH_DMASR_ETS_Pos (10U)
13896#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)
13897#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk /* Early transmit status */
13898#define ETH_DMASR_RWTS_Pos (9U)
13899#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)
13900#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk /* Receive watchdog timeout status */
13901#define ETH_DMASR_RPSS_Pos (8U)
13902#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)
13903#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk /* Receive process stopped status */
13904#define ETH_DMASR_RBUS_Pos (7U)
13905#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)
13906#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk /* Receive buffer unavailable status */
13907#define ETH_DMASR_RS_Pos (6U)
13908#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)
13909#define ETH_DMASR_RS ETH_DMASR_RS_Msk /* Receive status */
13910#define ETH_DMASR_TUS_Pos (5U)
13911#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)
13912#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk /* Transmit underflow status */
13913#define ETH_DMASR_ROS_Pos (4U)
13914#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)
13915#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk /* Receive overflow status */
13916#define ETH_DMASR_TJTS_Pos (3U)
13917#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)
13918#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk /* Transmit jabber timeout status */
13919#define ETH_DMASR_TBUS_Pos (2U)
13920#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)
13921#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk /* Transmit buffer unavailable status */
13922#define ETH_DMASR_TPSS_Pos (1U)
13923#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)
13924#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk /* Transmit process stopped status */
13925#define ETH_DMASR_TS_Pos (0U)
13926#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)
13927#define ETH_DMASR_TS ETH_DMASR_TS_Msk /* Transmit status */
13928
13929/* Bit definition for Ethernet DMA Operation Mode Register */
13930#define ETH_DMAOMR_DTCEFD_Pos (26U)
13931#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)
13932#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk /* Disable Dropping of TCP/IP checksum error frames */
13933#define ETH_DMAOMR_RSF_Pos (25U)
13934#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)
13935#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk /* Receive store and forward */
13936#define ETH_DMAOMR_DFRF_Pos (24U)
13937#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)
13938#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk /* Disable flushing of received frames */
13939#define ETH_DMAOMR_TSF_Pos (21U)
13940#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)
13941#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk /* Transmit store and forward */
13942#define ETH_DMAOMR_FTF_Pos (20U)
13943#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)
13944#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk /* Flush transmit FIFO */
13945#define ETH_DMAOMR_TTC_Pos (14U)
13946#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)
13947#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk /* Transmit threshold control */
13948#define ETH_DMAOMR_TTC_64Bytes 0x00000000U /* threshold level of the MTL Transmit FIFO is 64 Bytes */
13949#define ETH_DMAOMR_TTC_128Bytes 0x00004000U /* threshold level of the MTL Transmit FIFO is 128 Bytes */
13950#define ETH_DMAOMR_TTC_192Bytes 0x00008000U /* threshold level of the MTL Transmit FIFO is 192 Bytes */
13951#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U /* threshold level of the MTL Transmit FIFO is 256 Bytes */
13952#define ETH_DMAOMR_TTC_40Bytes 0x00010000U /* threshold level of the MTL Transmit FIFO is 40 Bytes */
13953#define ETH_DMAOMR_TTC_32Bytes 0x00014000U /* threshold level of the MTL Transmit FIFO is 32 Bytes */
13954#define ETH_DMAOMR_TTC_24Bytes 0x00018000U /* threshold level of the MTL Transmit FIFO is 24 Bytes */
13955#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U /* threshold level of the MTL Transmit FIFO is 16 Bytes */
13956#define ETH_DMAOMR_ST_Pos (13U)
13957#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)
13958#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk /* Start/stop transmission command */
13959#define ETH_DMAOMR_FEF_Pos (7U)
13960#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)
13961#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk /* Forward error frames */
13962#define ETH_DMAOMR_FUGF_Pos (6U)
13963#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)
13964#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk /* Forward undersized good frames */
13965#define ETH_DMAOMR_RTC_Pos (3U)
13966#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)
13967#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk /* receive threshold control */
13968#define ETH_DMAOMR_RTC_64Bytes 0x00000000U /* threshold level of the MTL Receive FIFO is 64 Bytes */
13969#define ETH_DMAOMR_RTC_32Bytes 0x00000008U /* threshold level of the MTL Receive FIFO is 32 Bytes */
13970#define ETH_DMAOMR_RTC_96Bytes 0x00000010U /* threshold level of the MTL Receive FIFO is 96 Bytes */
13971#define ETH_DMAOMR_RTC_128Bytes 0x00000018U /* threshold level of the MTL Receive FIFO is 128 Bytes */
13972#define ETH_DMAOMR_OSF_Pos (2U)
13973#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)
13974#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk /* operate on second frame */
13975#define ETH_DMAOMR_SR_Pos (1U)
13976#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)
13977#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk /* Start/stop receive */
13978
13979/* Bit definition for Ethernet DMA Interrupt Enable Register */
13980#define ETH_DMAIER_NISE_Pos (16U)
13981#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)
13982#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk /* Normal interrupt summary enable */
13983#define ETH_DMAIER_AISE_Pos (15U)
13984#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)
13985#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk /* Abnormal interrupt summary enable */
13986#define ETH_DMAIER_ERIE_Pos (14U)
13987#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)
13988#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk /* Early receive interrupt enable */
13989#define ETH_DMAIER_FBEIE_Pos (13U)
13990#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)
13991#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk /* Fatal bus error interrupt enable */
13992#define ETH_DMAIER_ETIE_Pos (10U)
13993#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)
13994#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk /* Early transmit interrupt enable */
13995#define ETH_DMAIER_RWTIE_Pos (9U)
13996#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)
13997#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk /* Receive watchdog timeout interrupt enable */
13998#define ETH_DMAIER_RPSIE_Pos (8U)
13999#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)
14000#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk /* Receive process stopped interrupt enable */
14001#define ETH_DMAIER_RBUIE_Pos (7U)
14002#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)
14003#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk /* Receive buffer unavailable interrupt enable */
14004#define ETH_DMAIER_RIE_Pos (6U)
14005#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)
14006#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk /* Receive interrupt enable */
14007#define ETH_DMAIER_TUIE_Pos (5U)
14008#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)
14009#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk /* Transmit Underflow interrupt enable */
14010#define ETH_DMAIER_ROIE_Pos (4U)
14011#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)
14012#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk /* Receive Overflow interrupt enable */
14013#define ETH_DMAIER_TJTIE_Pos (3U)
14014#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)
14015#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk /* Transmit jabber timeout interrupt enable */
14016#define ETH_DMAIER_TBUIE_Pos (2U)
14017#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)
14018#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk /* Transmit buffer unavailable interrupt enable */
14019#define ETH_DMAIER_TPSIE_Pos (1U)
14020#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)
14021#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk /* Transmit process stopped interrupt enable */
14022#define ETH_DMAIER_TIE_Pos (0U)
14023#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)
14024#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk /* Transmit interrupt enable */
14025
14026/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
14027#define ETH_DMAMFBOCR_OFOC_Pos (28U)
14028#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)
14029#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk /* Overflow bit for FIFO overflow counter */
14030#define ETH_DMAMFBOCR_MFA_Pos (17U)
14031#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)
14032#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk /* Number of frames missed by the application */
14033#define ETH_DMAMFBOCR_OMFC_Pos (16U)
14034#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)
14035#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk /* Overflow bit for missed frame counter */
14036#define ETH_DMAMFBOCR_MFC_Pos (0U)
14037#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)
14038#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk /* Number of frames missed by the controller */
14039
14040/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
14041#define ETH_DMACHTDR_HTDAP_Pos (0U)
14042#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)
14043#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk /* Host transmit descriptor address pointer */
14044
14045/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
14046#define ETH_DMACHRDR_HRDAP_Pos (0U)
14047#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)
14048#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk /* Host receive descriptor address pointer */
14049
14050/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
14051#define ETH_DMACHTBAR_HTBAP_Pos (0U)
14052#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)
14053#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk /* Host transmit buffer address pointer */
14054
14055/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
14056#define ETH_DMACHRBAR_HRBAP_Pos (0U)
14057#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)
14058#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk /* Host receive buffer address pointer */
14059
14060/******************************************************************************/
14061/* */
14062/* USB_OTG */
14063/* */
14064/******************************************************************************/
14065/******************** Bit definition for USB_OTG_GOTGCTL register ***********/
14066#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
14067#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
14068#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk
14069#define USB_OTG_GOTGCTL_SRQ_Pos (1U)
14070#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
14071#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk
14072#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
14073#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)
14074#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk
14075#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
14076#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)
14077#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk
14078#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
14079#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)
14080#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk
14081#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
14082#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)
14083#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk
14084#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
14085#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)
14086#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk
14087#define USB_OTG_GOTGCTL_DBCT_Pos (17U)
14088#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)
14089#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk
14090#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
14091#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)
14092#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk
14093#define USB_OTG_GOTGCTL_BSVLD_Pos (19U)
14094#define USB_OTG_GOTGCTL_BSVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos)
14095#define USB_OTG_GOTGCTL_BSVLD USB_OTG_GOTGCTL_BSVLD_Msk
14097/******************** Bit definition forUSB_OTG_HCFG register ********************/
14098
14099#define USB_OTG_HCFG_FSLSPCS_Pos (0U)
14100#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
14101#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk
14102#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
14103#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
14104#define USB_OTG_HCFG_FSLSS_Pos (2U)
14105#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
14106#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk
14108/******************** Bit definition for USB_OTG_DCFG register ********************/
14109
14110#define USB_OTG_DCFG_DSPD_Pos (0U)
14111#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)
14112#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk
14113#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)
14114#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)
14115#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
14116#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
14117#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk
14119#define USB_OTG_DCFG_DAD_Pos (4U)
14120#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)
14121#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk
14122#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)
14123#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)
14124#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)
14125#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)
14126#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)
14127#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)
14128#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)
14130#define USB_OTG_DCFG_PFIVL_Pos (11U)
14131#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
14132#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk
14133#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
14134#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
14136#define USB_OTG_DCFG_XCVRDLY_Pos (14U)
14137#define USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos)
14138#define USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk
14140#define USB_OTG_DCFG_ERRATIM_Pos (15U)
14141#define USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos)
14142#define USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk
14144#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
14145#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
14146#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk
14147#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
14148#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
14150/******************** Bit definition for USB_OTG_PCGCR register ********************/
14151#define USB_OTG_PCGCR_STPPCLK_Pos (0U)
14152#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)
14153#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk
14154#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
14155#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)
14156#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk
14157#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
14158#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)
14159#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk
14161/******************** Bit definition for USB_OTG_GOTGINT register ********************/
14162#define USB_OTG_GOTGINT_SEDET_Pos (2U)
14163#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
14164#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk
14165#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
14166#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
14167#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk
14168#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
14169#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
14170#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk
14171#define USB_OTG_GOTGINT_HNGDET_Pos (17U)
14172#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
14173#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk
14174#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
14175#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
14176#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk
14177#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
14178#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
14179#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk
14181/******************** Bit definition for USB_OTG_DCTL register ********************/
14182#define USB_OTG_DCTL_RWUSIG_Pos (0U)
14183#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
14184#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk
14185#define USB_OTG_DCTL_SDIS_Pos (1U)
14186#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)
14187#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk
14188#define USB_OTG_DCTL_GINSTS_Pos (2U)
14189#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
14190#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk
14191#define USB_OTG_DCTL_GONSTS_Pos (3U)
14192#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
14193#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk
14195#define USB_OTG_DCTL_TCTL_Pos (4U)
14196#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)
14197#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk
14198#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)
14199#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)
14200#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)
14201#define USB_OTG_DCTL_SGINAK_Pos (7U)
14202#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
14203#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk
14204#define USB_OTG_DCTL_CGINAK_Pos (8U)
14205#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
14206#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk
14207#define USB_OTG_DCTL_SGONAK_Pos (9U)
14208#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
14209#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk
14210#define USB_OTG_DCTL_CGONAK_Pos (10U)
14211#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
14212#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk
14213#define USB_OTG_DCTL_POPRGDNE_Pos (11U)
14214#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
14215#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk
14217/******************** Bit definition for USB_OTG_HFIR register ********************/
14218#define USB_OTG_HFIR_FRIVL_Pos (0U)
14219#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
14220#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk
14222/******************** Bit definition for USB_OTG_HFNUM register ********************/
14223#define USB_OTG_HFNUM_FRNUM_Pos (0U)
14224#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
14225#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk
14226#define USB_OTG_HFNUM_FTREM_Pos (16U)
14227#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
14228#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk
14230/******************** Bit definition for USB_OTG_DSTS register ********************/
14231#define USB_OTG_DSTS_SUSPSTS_Pos (0U)
14232#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
14233#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk
14235#define USB_OTG_DSTS_ENUMSPD_Pos (1U)
14236#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
14237#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk
14238#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
14239#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
14240#define USB_OTG_DSTS_EERR_Pos (3U)
14241#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)
14242#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk
14243#define USB_OTG_DSTS_FNSOF_Pos (8U)
14244#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
14245#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk
14247/******************** Bit definition for USB_OTG_GAHBCFG register ********************/
14248#define USB_OTG_GAHBCFG_GINT_Pos (0U)
14249#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
14250#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk
14251#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
14252#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14253#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk
14254#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14255#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14256#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14257#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14258#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
14259#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
14260#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
14261#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk
14262#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
14263#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
14264#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk
14265#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
14266#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
14267#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk
14269/******************** Bit definition for USB_OTG_GUSBCFG register ********************/
14270
14271#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
14272#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
14273#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk
14274#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
14275#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
14276#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
14277#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
14278#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
14279#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk
14280#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
14281#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
14282#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk
14283#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
14284#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
14285#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk
14286#define USB_OTG_GUSBCFG_TRDT_Pos (10U)
14287#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
14288#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk
14289#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
14290#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
14291#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
14292#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
14293#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
14294#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
14295#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk
14296#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
14297#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
14298#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk
14299#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
14300#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
14301#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk
14302#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
14303#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
14304#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk
14305#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
14306#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
14307#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
14308#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
14309#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
14310#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
14311#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
14312#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
14313#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk
14314#define USB_OTG_GUSBCFG_PCCI_Pos (23U)
14315#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
14316#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk
14317#define USB_OTG_GUSBCFG_PTCI_Pos (24U)
14318#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
14319#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk
14320#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
14321#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
14322#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk
14323#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
14324#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
14325#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk
14326#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
14327#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
14328#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk
14329#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
14330#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
14331#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk
14333/******************** Bit definition for USB_OTG_GRSTCTL register ********************/
14334#define USB_OTG_GRSTCTL_CSRST_Pos (0U)
14335#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
14336#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk
14337#define USB_OTG_GRSTCTL_HSRST_Pos (1U)
14338#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
14339#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk
14340#define USB_OTG_GRSTCTL_FCRST_Pos (2U)
14341#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
14342#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk
14343#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
14344#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
14345#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk
14346#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
14347#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
14348#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk
14351#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
14352#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14353#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk
14354#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14355#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14356#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14357#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14358#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
14359#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
14360#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
14361#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk
14362#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
14363#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
14364#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk
14366/******************** Bit definition for USB_OTG_DIEPMSK register ********************/
14367#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
14368#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
14369#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk
14370#define USB_OTG_DIEPMSK_EPDM_Pos (1U)
14371#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
14372#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk
14373#define USB_OTG_DIEPMSK_TOM_Pos (3U)
14374#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
14375#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk
14376#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
14377#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
14378#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk
14379#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
14380#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
14381#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk
14382#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
14383#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
14384#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk
14385#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
14386#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
14387#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk
14388#define USB_OTG_DIEPMSK_BIM_Pos (9U)
14389#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
14390#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk
14392/******************** Bit definition for USB_OTG_HPTXSTS register ********************/
14393#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
14394#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
14395#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk
14396#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
14397#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14398#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk
14399#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14400#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14401#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14402#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14403#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14404#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14405#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14406#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
14408#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
14409#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14410#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk
14411#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14412#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14413#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14414#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14415#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14416#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14417#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14418#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
14420/******************** Bit definition for USB_OTG_HAINT register ********************/
14421#define USB_OTG_HAINT_HAINT_Pos (0U)
14422#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
14423#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk
14425/******************** Bit definition for USB_OTG_DOEPMSK register ********************/
14426#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
14427#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
14428#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk
14429#define USB_OTG_DOEPMSK_EPDM_Pos (1U)
14430#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
14431#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk
14432#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
14433#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)
14434#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk
14435#define USB_OTG_DOEPMSK_STUPM_Pos (3U)
14436#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
14437#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk
14438#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
14439#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
14440#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk
14441#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
14442#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)
14443#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk
14444#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
14445#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
14446#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk
14447#define USB_OTG_DOEPMSK_OPEM_Pos (8U)
14448#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
14449#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk
14450#define USB_OTG_DOEPMSK_BOIM_Pos (9U)
14451#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
14452#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk
14453#define USB_OTG_DOEPMSK_BERRM_Pos (12U)
14454#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)
14455#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk
14456#define USB_OTG_DOEPMSK_NAKM_Pos (13U)
14457#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)
14458#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk
14459#define USB_OTG_DOEPMSK_NYETM_Pos (14U)
14460#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)
14461#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk
14462/******************** Bit definition for USB_OTG_GINTSTS register ********************/
14463#define USB_OTG_GINTSTS_CMOD_Pos (0U)
14464#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
14465#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk
14466#define USB_OTG_GINTSTS_MMIS_Pos (1U)
14467#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
14468#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk
14469#define USB_OTG_GINTSTS_OTGINT_Pos (2U)
14470#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
14471#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk
14472#define USB_OTG_GINTSTS_SOF_Pos (3U)
14473#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
14474#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk
14475#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
14476#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
14477#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk
14478#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
14479#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
14480#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk
14481#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
14482#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
14483#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk
14484#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
14485#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
14486#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk
14487#define USB_OTG_GINTSTS_ESUSP_Pos (10U)
14488#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
14489#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk
14490#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
14491#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
14492#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk
14493#define USB_OTG_GINTSTS_USBRST_Pos (12U)
14494#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
14495#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk
14496#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
14497#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
14498#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk
14499#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
14500#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
14501#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk
14502#define USB_OTG_GINTSTS_EOPF_Pos (15U)
14503#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
14504#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk
14505#define USB_OTG_GINTSTS_IEPINT_Pos (18U)
14506#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
14507#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk
14508#define USB_OTG_GINTSTS_OEPINT_Pos (19U)
14509#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
14510#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk
14511#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
14512#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
14513#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk
14514#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
14515#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
14516#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
14517#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
14518#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
14519#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk
14520#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
14521#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
14522#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk
14523#define USB_OTG_GINTSTS_HCINT_Pos (25U)
14524#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
14525#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk
14526#define USB_OTG_GINTSTS_PTXFE_Pos (26U)
14527#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
14528#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk
14529#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
14530#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
14531#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk
14532#define USB_OTG_GINTSTS_DISCINT_Pos (29U)
14533#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
14534#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk
14535#define USB_OTG_GINTSTS_SRQINT_Pos (30U)
14536#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
14537#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk
14538#define USB_OTG_GINTSTS_WKUINT_Pos (31U)
14539#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
14540#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk
14542/******************** Bit definition for USB_OTG_GINTMSK register ********************/
14543#define USB_OTG_GINTMSK_MMISM_Pos (1U)
14544#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
14545#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk
14546#define USB_OTG_GINTMSK_OTGINT_Pos (2U)
14547#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
14548#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk
14549#define USB_OTG_GINTMSK_SOFM_Pos (3U)
14550#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
14551#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk
14552#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
14553#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
14554#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk
14555#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
14556#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
14557#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk
14558#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
14559#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
14560#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk
14561#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
14562#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
14563#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk
14564#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
14565#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
14566#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk
14567#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
14568#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
14569#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk
14570#define USB_OTG_GINTMSK_USBRST_Pos (12U)
14571#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
14572#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk
14573#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
14574#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
14575#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk
14576#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
14577#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
14578#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk
14579#define USB_OTG_GINTMSK_EOPFM_Pos (15U)
14580#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
14581#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk
14582#define USB_OTG_GINTMSK_EPMISM_Pos (17U)
14583#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
14584#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk
14585#define USB_OTG_GINTMSK_IEPINT_Pos (18U)
14586#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
14587#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk
14588#define USB_OTG_GINTMSK_OEPINT_Pos (19U)
14589#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
14590#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk
14591#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
14592#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
14593#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk
14594#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
14595#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
14596#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
14597#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
14598#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
14599#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk
14600#define USB_OTG_GINTMSK_PRTIM_Pos (24U)
14601#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
14602#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk
14603#define USB_OTG_GINTMSK_HCIM_Pos (25U)
14604#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
14605#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk
14606#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
14607#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
14608#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk
14609#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
14610#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
14611#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk
14612#define USB_OTG_GINTMSK_DISCINT_Pos (29U)
14613#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
14614#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk
14615#define USB_OTG_GINTMSK_SRQIM_Pos (30U)
14616#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
14617#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk
14618#define USB_OTG_GINTMSK_WUIM_Pos (31U)
14619#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
14620#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk
14622/******************** Bit definition for USB_OTG_DAINT register ********************/
14623#define USB_OTG_DAINT_IEPINT_Pos (0U)
14624#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
14625#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk
14626#define USB_OTG_DAINT_OEPINT_Pos (16U)
14627#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
14628#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk
14630/******************** Bit definition for USB_OTG_HAINTMSK register ********************/
14631#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
14632#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
14633#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk
14635/******************** Bit definition for USB_OTG_GRXSTSP register ********************/
14636#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
14637#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
14638#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk
14639#define USB_OTG_GRXSTSP_BCNT_Pos (4U)
14640#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
14641#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk
14642#define USB_OTG_GRXSTSP_DPID_Pos (15U)
14643#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
14644#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk
14645#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
14646#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
14647#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk
14649/******************** Bit definition for USB_OTG_DAINTMSK register ********************/
14650#define USB_OTG_DAINTMSK_IEPM_Pos (0U)
14651#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
14652#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk
14653#define USB_OTG_DAINTMSK_OEPM_Pos (16U)
14654#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
14655#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk
14657/******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
14658#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
14659#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
14660#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk
14662/******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
14663#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
14664#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
14665#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk
14667/******************** Bit definition for OTG register ********************/
14668#define USB_OTG_NPTXFSA_Pos (0U)
14669#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
14670#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk
14671#define USB_OTG_NPTXFD_Pos (16U)
14672#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)
14673#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk
14674#define USB_OTG_TX0FSA_Pos (0U)
14675#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)
14676#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk
14677#define USB_OTG_TX0FD_Pos (16U)
14678#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)
14679#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk
14681/******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
14682#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
14683#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
14684#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk
14686/******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
14687#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
14688#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
14689#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk
14691#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
14692#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14693#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk
14694#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14695#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14696#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14697#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14698#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14699#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14700#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14701#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
14703#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
14704#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14705#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk
14706#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14707#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14708#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14709#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14710#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14711#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14712#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
14714/******************** Bit definition for USB_OTG_DTHRCTL register ********************/
14715#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
14716#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
14717#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk
14718#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
14719#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
14720#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk
14722#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
14723#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14724#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk
14725#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14726#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14727#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14728#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14729#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14730#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14731#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14732#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14733#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
14734#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
14735#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
14736#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk
14738#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
14739#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14740#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk
14741#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14742#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14743#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14744#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14745#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14746#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14747#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14748#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14749#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
14750#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
14751#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
14752#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk
14754/******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
14755#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
14756#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
14757#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
14759/******************** Bit definition for USB_OTG_DEACHINT register ********************/
14760#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
14761#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
14762#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk
14763#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
14764#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
14765#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk
14767/******************** Bit definition for USB_OTG_GCCFG register ********************/
14768#define USB_OTG_GCCFG_PWRDWN_Pos (16U)
14769#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
14770#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk
14771#define USB_OTG_GCCFG_I2CPADEN_Pos (17U)
14772#define USB_OTG_GCCFG_I2CPADEN_Msk (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos)
14773#define USB_OTG_GCCFG_I2CPADEN USB_OTG_GCCFG_I2CPADEN_Msk
14774#define USB_OTG_GCCFG_VBUSASEN_Pos (18U)
14775#define USB_OTG_GCCFG_VBUSASEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos)
14776#define USB_OTG_GCCFG_VBUSASEN USB_OTG_GCCFG_VBUSASEN_Msk
14777#define USB_OTG_GCCFG_VBUSBSEN_Pos (19U)
14778#define USB_OTG_GCCFG_VBUSBSEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos)
14779#define USB_OTG_GCCFG_VBUSBSEN USB_OTG_GCCFG_VBUSBSEN_Msk
14780#define USB_OTG_GCCFG_SOFOUTEN_Pos (20U)
14781#define USB_OTG_GCCFG_SOFOUTEN_Msk (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos)
14782#define USB_OTG_GCCFG_SOFOUTEN USB_OTG_GCCFG_SOFOUTEN_Msk
14783#define USB_OTG_GCCFG_NOVBUSSENS_Pos (21U)
14784#define USB_OTG_GCCFG_NOVBUSSENS_Msk (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos)
14785#define USB_OTG_GCCFG_NOVBUSSENS USB_OTG_GCCFG_NOVBUSSENS_Msk
14787/******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
14788#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
14789#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
14790#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk
14791#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
14792#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
14793#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk
14795/******************** Bit definition for USB_OTG_CID register ********************/
14796#define USB_OTG_CID_PRODUCT_ID_Pos (0U)
14797#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
14798#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk
14800/******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
14801#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
14802#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)
14803#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk
14804#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
14805#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)
14806#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk
14807#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
14808#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)
14809#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk
14810#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
14811#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)
14812#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
14813#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
14814#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)
14815#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
14816#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
14817#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)
14818#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
14819#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
14820#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)
14821#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk
14822#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
14823#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)
14824#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk
14825#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
14826#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
14827#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk
14829/******************** Bit definition for USB_OTG_HPRT register ********************/
14830#define USB_OTG_HPRT_PCSTS_Pos (0U)
14831#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
14832#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk
14833#define USB_OTG_HPRT_PCDET_Pos (1U)
14834#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)
14835#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk
14836#define USB_OTG_HPRT_PENA_Pos (2U)
14837#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)
14838#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk
14839#define USB_OTG_HPRT_PENCHNG_Pos (3U)
14840#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
14841#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk
14842#define USB_OTG_HPRT_POCA_Pos (4U)
14843#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)
14844#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk
14845#define USB_OTG_HPRT_POCCHNG_Pos (5U)
14846#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
14847#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk
14848#define USB_OTG_HPRT_PRES_Pos (6U)
14849#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)
14850#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk
14851#define USB_OTG_HPRT_PSUSP_Pos (7U)
14852#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
14853#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk
14854#define USB_OTG_HPRT_PRST_Pos (8U)
14855#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)
14856#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk
14858#define USB_OTG_HPRT_PLSTS_Pos (10U)
14859#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
14860#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk
14861#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
14862#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
14863#define USB_OTG_HPRT_PPWR_Pos (12U)
14864#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)
14865#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk
14867#define USB_OTG_HPRT_PTCTL_Pos (13U)
14868#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
14869#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk
14870#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
14871#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
14872#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
14873#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
14875#define USB_OTG_HPRT_PSPD_Pos (17U)
14876#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)
14877#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk
14878#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)
14879#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)
14881/******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
14882#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
14883#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)
14884#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk
14885#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
14886#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)
14887#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk
14888#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
14889#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)
14890#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk
14891#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
14892#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)
14893#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
14894#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
14895#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
14896#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
14897#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
14898#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)
14899#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
14900#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
14901#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)
14902#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk
14903#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
14904#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)
14905#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk
14906#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
14907#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
14908#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk
14909#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
14910#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
14911#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk
14912#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
14913#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
14914#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk
14916/******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
14917#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
14918#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
14919#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk
14920#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
14921#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
14922#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk
14924/******************** Bit definition for USB_OTG_DIEPCTL register ********************/
14925#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
14926#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
14927#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk
14928#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
14929#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
14930#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk
14931#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
14932#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
14933#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk
14934#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
14935#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
14936#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk
14938#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
14939#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
14940#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk
14941#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
14942#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
14943#define USB_OTG_DIEPCTL_STALL_Pos (21U)
14944#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
14945#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk
14947#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
14948#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
14949#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk
14950#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
14951#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
14952#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
14953#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
14954#define USB_OTG_DIEPCTL_CNAK_Pos (26U)
14955#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
14956#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk
14957#define USB_OTG_DIEPCTL_SNAK_Pos (27U)
14958#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
14959#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk
14960#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
14961#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
14962#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
14963#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
14964#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
14965#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk
14966#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
14967#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
14968#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk
14969#define USB_OTG_DIEPCTL_EPENA_Pos (31U)
14970#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
14971#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk
14973/******************** Bit definition for USB_OTG_HCCHAR register ********************/
14974#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
14975#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
14976#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk
14978#define USB_OTG_HCCHAR_EPNUM_Pos (11U)
14979#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
14980#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk
14981#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
14982#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
14983#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
14984#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
14985#define USB_OTG_HCCHAR_EPDIR_Pos (15U)
14986#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
14987#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk
14988#define USB_OTG_HCCHAR_LSDEV_Pos (17U)
14989#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
14990#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk
14992#define USB_OTG_HCCHAR_EPTYP_Pos (18U)
14993#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
14994#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk
14995#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
14996#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
14998#define USB_OTG_HCCHAR_MC_Pos (20U)
14999#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)
15000#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk
15001#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)
15002#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)
15004#define USB_OTG_HCCHAR_DAD_Pos (22U)
15005#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
15006#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk
15007#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
15008#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
15009#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
15010#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
15011#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
15012#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
15013#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
15014#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
15015#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
15016#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk
15017#define USB_OTG_HCCHAR_CHDIS_Pos (30U)
15018#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
15019#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk
15020#define USB_OTG_HCCHAR_CHENA_Pos (31U)
15021#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
15022#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk
15024/******************** Bit definition for USB_OTG_HCSPLT register ********************/
15025
15026#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
15027#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
15028#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk
15029#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15030#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15031#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15032#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15033#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15034#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15035#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
15037#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
15038#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
15039#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk
15040#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15041#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15042#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15043#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15044#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15045#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15046#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
15048#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
15049#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
15050#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk
15051#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
15052#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
15053#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
15054#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
15055#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk
15056#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
15057#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
15058#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk
15060/******************** Bit definition for USB_OTG_HCINT register ********************/
15061#define USB_OTG_HCINT_XFRC_Pos (0U)
15062#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)
15063#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk
15064#define USB_OTG_HCINT_CHH_Pos (1U)
15065#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)
15066#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk
15067#define USB_OTG_HCINT_AHBERR_Pos (2U)
15068#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
15069#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk
15070#define USB_OTG_HCINT_STALL_Pos (3U)
15071#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)
15072#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk
15073#define USB_OTG_HCINT_NAK_Pos (4U)
15074#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)
15075#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk
15076#define USB_OTG_HCINT_ACK_Pos (5U)
15077#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)
15078#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk
15079#define USB_OTG_HCINT_NYET_Pos (6U)
15080#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)
15081#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk
15082#define USB_OTG_HCINT_TXERR_Pos (7U)
15083#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)
15084#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk
15085#define USB_OTG_HCINT_BBERR_Pos (8U)
15086#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)
15087#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk
15088#define USB_OTG_HCINT_FRMOR_Pos (9U)
15089#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
15090#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk
15091#define USB_OTG_HCINT_DTERR_Pos (10U)
15092#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)
15093#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk
15095/******************** Bit definition for USB_OTG_DIEPINT register ********************/
15096#define USB_OTG_DIEPINT_XFRC_Pos (0U)
15097#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
15098#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk
15099#define USB_OTG_DIEPINT_EPDISD_Pos (1U)
15100#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
15101#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk
15102#define USB_OTG_DIEPINT_AHBERR_Pos (2U)
15103#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)
15104#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk
15105#define USB_OTG_DIEPINT_TOC_Pos (3U)
15106#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
15107#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk
15108#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
15109#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
15110#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk
15111#define USB_OTG_DIEPINT_INEPNM_Pos (5U)
15112#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)
15113#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk
15114#define USB_OTG_DIEPINT_INEPNE_Pos (6U)
15115#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
15116#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk
15117#define USB_OTG_DIEPINT_TXFE_Pos (7U)
15118#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
15119#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk
15120#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
15121#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
15122#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk
15123#define USB_OTG_DIEPINT_BNA_Pos (9U)
15124#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
15125#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk
15126#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
15127#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
15128#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk
15129#define USB_OTG_DIEPINT_BERR_Pos (12U)
15130#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
15131#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk
15132#define USB_OTG_DIEPINT_NAK_Pos (13U)
15133#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
15134#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk
15136/******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
15137#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
15138#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
15139#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk
15140#define USB_OTG_HCINTMSK_CHHM_Pos (1U)
15141#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
15142#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk
15143#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
15144#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
15145#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk
15146#define USB_OTG_HCINTMSK_STALLM_Pos (3U)
15147#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
15148#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk
15149#define USB_OTG_HCINTMSK_NAKM_Pos (4U)
15150#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
15151#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk
15152#define USB_OTG_HCINTMSK_ACKM_Pos (5U)
15153#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
15154#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk
15155#define USB_OTG_HCINTMSK_NYET_Pos (6U)
15156#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
15157#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk
15158#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
15159#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
15160#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk
15161#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
15162#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
15163#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk
15164#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
15165#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
15166#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk
15167#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
15168#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
15169#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk
15171/******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
15172
15173#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
15174#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
15175#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk
15176#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
15177#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
15178#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk
15179#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
15180#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
15181#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk
15182/******************** Bit definition for USB_OTG_HCTSIZ register ********************/
15183#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
15184#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
15185#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk
15186#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
15187#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
15188#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk
15189#define USB_OTG_HCTSIZ_DOPING_Pos (31U)
15190#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
15191#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk
15192#define USB_OTG_HCTSIZ_DPID_Pos (29U)
15193#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
15194#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk
15195#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
15196#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
15198/******************** Bit definition for USB_OTG_DIEPDMA register ********************/
15199#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
15200#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
15201#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk
15203/******************** Bit definition for USB_OTG_HCDMA register ********************/
15204#define USB_OTG_HCDMA_DMAADDR_Pos (0U)
15205#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
15206#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk
15208/******************** Bit definition for USB_OTG_DTXFSTS register ********************/
15209#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
15210#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
15211#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk
15213/******************** Bit definition for USB_OTG_DIEPTXF register ********************/
15214#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
15215#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
15216#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk
15217#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
15218#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
15219#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk
15221/******************** Bit definition for USB_OTG_DOEPCTL register ********************/
15222
15223#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
15224#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
15225#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk
15226#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
15227#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
15228#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk
15229#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
15230#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
15231#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk
15232#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
15233#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
15234#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
15235#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
15236#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
15237#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk
15238#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
15239#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
15240#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk
15241#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
15242#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
15243#define USB_OTG_DOEPCTL_SNPM_Pos (20U)
15244#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
15245#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk
15246#define USB_OTG_DOEPCTL_STALL_Pos (21U)
15247#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
15248#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk
15249#define USB_OTG_DOEPCTL_CNAK_Pos (26U)
15250#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
15251#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk
15252#define USB_OTG_DOEPCTL_SNAK_Pos (27U)
15253#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
15254#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk
15255#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
15256#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
15257#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk
15258#define USB_OTG_DOEPCTL_EPENA_Pos (31U)
15259#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
15260#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk
15262/******************** Bit definition for USB_OTG_DOEPINT register ********************/
15263#define USB_OTG_DOEPINT_XFRC_Pos (0U)
15264#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
15265#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk
15266#define USB_OTG_DOEPINT_EPDISD_Pos (1U)
15267#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
15268#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk
15269#define USB_OTG_DOEPINT_AHBERR_Pos (2U)
15270#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)
15271#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk
15272#define USB_OTG_DOEPINT_STUP_Pos (3U)
15273#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
15274#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk
15275#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
15276#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
15277#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk
15278#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
15279#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)
15280#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk
15281#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
15282#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
15283#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk
15284#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
15285#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)
15286#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk
15287#define USB_OTG_DOEPINT_NAK_Pos (13U)
15288#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)
15289#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk
15290#define USB_OTG_DOEPINT_NYET_Pos (14U)
15291#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
15292#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk
15293#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
15294#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)
15295#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk
15296/******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
15297
15298#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
15299#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
15300#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk
15301#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
15302#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
15303#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk
15305#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
15306#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
15307#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk
15308#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
15309#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
15311/******************** Bit definition for PCGCCTL register ********************/
15312#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
15313#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)
15314#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk
15315#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
15316#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)
15317#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk
15318#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
15319#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
15320#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk
15322/* Legacy define */
15323/******************** Bit definition for OTG register ********************/
15324#define USB_OTG_CHNUM_Pos (0U)
15325#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)
15326#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk
15327#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)
15328#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)
15329#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)
15330#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)
15331#define USB_OTG_BCNT_Pos (4U)
15332#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)
15333#define USB_OTG_BCNT USB_OTG_BCNT_Msk
15335#define USB_OTG_DPID_Pos (15U)
15336#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)
15337#define USB_OTG_DPID USB_OTG_DPID_Msk
15338#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)
15339#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)
15341#define USB_OTG_PKTSTS_Pos (17U)
15342#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)
15343#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk
15344#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)
15345#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)
15346#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)
15347#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)
15349#define USB_OTG_EPNUM_Pos (0U)
15350#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)
15351#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk
15352#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)
15353#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)
15354#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)
15355#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)
15357#define USB_OTG_FRMNUM_Pos (21U)
15358#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)
15359#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk
15360#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)
15361#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)
15362#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)
15363#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)
15376/******************************* ADC Instances ********************************/
15377#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
15378 ((INSTANCE) == ADC2) || \
15379 ((INSTANCE) == ADC3))
15380
15381#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
15382
15383#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
15384
15385/******************************* CAN Instances ********************************/
15386#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
15387 ((INSTANCE) == CAN2))
15388/******************************* CRC Instances ********************************/
15389#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
15390
15391/******************************* DAC Instances ********************************/
15392#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
15393
15394/******************************* DCMI Instances *******************************/
15395#define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)
15396
15397/******************************** DMA Instances *******************************/
15398#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
15399 ((INSTANCE) == DMA1_Stream1) || \
15400 ((INSTANCE) == DMA1_Stream2) || \
15401 ((INSTANCE) == DMA1_Stream3) || \
15402 ((INSTANCE) == DMA1_Stream4) || \
15403 ((INSTANCE) == DMA1_Stream5) || \
15404 ((INSTANCE) == DMA1_Stream6) || \
15405 ((INSTANCE) == DMA1_Stream7) || \
15406 ((INSTANCE) == DMA2_Stream0) || \
15407 ((INSTANCE) == DMA2_Stream1) || \
15408 ((INSTANCE) == DMA2_Stream2) || \
15409 ((INSTANCE) == DMA2_Stream3) || \
15410 ((INSTANCE) == DMA2_Stream4) || \
15411 ((INSTANCE) == DMA2_Stream5) || \
15412 ((INSTANCE) == DMA2_Stream6) || \
15413 ((INSTANCE) == DMA2_Stream7))
15414
15415/******************************* GPIO Instances *******************************/
15416#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
15417 ((INSTANCE) == GPIOB) || \
15418 ((INSTANCE) == GPIOC) || \
15419 ((INSTANCE) == GPIOD) || \
15420 ((INSTANCE) == GPIOE) || \
15421 ((INSTANCE) == GPIOF) || \
15422 ((INSTANCE) == GPIOG) || \
15423 ((INSTANCE) == GPIOH) || \
15424 ((INSTANCE) == GPIOI))
15425
15426/******************************** I2C Instances *******************************/
15427#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
15428 ((INSTANCE) == I2C2) || \
15429 ((INSTANCE) == I2C3))
15430
15431/******************************* SMBUS Instances ******************************/
15432#define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
15433
15434/******************************** I2S Instances *******************************/
15435
15436#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
15437 ((INSTANCE) == SPI3))
15438
15439/*************************** I2S Extended Instances ***************************/
15440#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
15441 ((INSTANCE) == I2S3ext))
15442/* Legacy Defines */
15443#define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE
15444
15445/******************************* RNG Instances ********************************/
15446#define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
15447
15448/****************************** RTC Instances *********************************/
15449#define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
15450
15451
15452/******************************** SPI Instances *******************************/
15453#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
15454 ((INSTANCE) == SPI2) || \
15455 ((INSTANCE) == SPI3))
15456
15457
15458/****************** TIM Instances : All supported instances *******************/
15459#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15460 ((INSTANCE) == TIM2) || \
15461 ((INSTANCE) == TIM3) || \
15462 ((INSTANCE) == TIM4) || \
15463 ((INSTANCE) == TIM5) || \
15464 ((INSTANCE) == TIM6) || \
15465 ((INSTANCE) == TIM7) || \
15466 ((INSTANCE) == TIM8) || \
15467 ((INSTANCE) == TIM9) || \
15468 ((INSTANCE) == TIM10)|| \
15469 ((INSTANCE) == TIM11)|| \
15470 ((INSTANCE) == TIM12)|| \
15471 ((INSTANCE) == TIM13)|| \
15472 ((INSTANCE) == TIM14))
15473
15474/************* TIM Instances : at least 1 capture/compare channel *************/
15475#define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15476 ((INSTANCE) == TIM2) || \
15477 ((INSTANCE) == TIM3) || \
15478 ((INSTANCE) == TIM4) || \
15479 ((INSTANCE) == TIM5) || \
15480 ((INSTANCE) == TIM8) || \
15481 ((INSTANCE) == TIM9) || \
15482 ((INSTANCE) == TIM10) || \
15483 ((INSTANCE) == TIM11) || \
15484 ((INSTANCE) == TIM12) || \
15485 ((INSTANCE) == TIM13) || \
15486 ((INSTANCE) == TIM14))
15487
15488/************ TIM Instances : at least 2 capture/compare channels *************/
15489#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15490 ((INSTANCE) == TIM2) || \
15491 ((INSTANCE) == TIM3) || \
15492 ((INSTANCE) == TIM4) || \
15493 ((INSTANCE) == TIM5) || \
15494 ((INSTANCE) == TIM8) || \
15495 ((INSTANCE) == TIM9) || \
15496 ((INSTANCE) == TIM12))
15497
15498/************ TIM Instances : at least 3 capture/compare channels *************/
15499#define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15500 ((INSTANCE) == TIM2) || \
15501 ((INSTANCE) == TIM3) || \
15502 ((INSTANCE) == TIM4) || \
15503 ((INSTANCE) == TIM5) || \
15504 ((INSTANCE) == TIM8))
15505
15506/************ TIM Instances : at least 4 capture/compare channels *************/
15507#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15508 ((INSTANCE) == TIM2) || \
15509 ((INSTANCE) == TIM3) || \
15510 ((INSTANCE) == TIM4) || \
15511 ((INSTANCE) == TIM5) || \
15512 ((INSTANCE) == TIM8))
15513
15514/******************** TIM Instances : Advanced-control timers *****************/
15515#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15516 ((INSTANCE) == TIM8))
15517
15518/******************* TIM Instances : Timer input XOR function *****************/
15519#define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15520 ((INSTANCE) == TIM2) || \
15521 ((INSTANCE) == TIM3) || \
15522 ((INSTANCE) == TIM4) || \
15523 ((INSTANCE) == TIM5) || \
15524 ((INSTANCE) == TIM8))
15525
15526/****************** TIM Instances : DMA requests generation (UDE) *************/
15527#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15528 ((INSTANCE) == TIM2) || \
15529 ((INSTANCE) == TIM3) || \
15530 ((INSTANCE) == TIM4) || \
15531 ((INSTANCE) == TIM5) || \
15532 ((INSTANCE) == TIM6) || \
15533 ((INSTANCE) == TIM7) || \
15534 ((INSTANCE) == TIM8))
15535
15536/************ TIM Instances : DMA requests generation (CCxDE) *****************/
15537#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15538 ((INSTANCE) == TIM2) || \
15539 ((INSTANCE) == TIM3) || \
15540 ((INSTANCE) == TIM4) || \
15541 ((INSTANCE) == TIM5) || \
15542 ((INSTANCE) == TIM8))
15543
15544/************ TIM Instances : DMA requests generation (COMDE) *****************/
15545#define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15546 ((INSTANCE) == TIM2) || \
15547 ((INSTANCE) == TIM3) || \
15548 ((INSTANCE) == TIM4) || \
15549 ((INSTANCE) == TIM5) || \
15550 ((INSTANCE) == TIM8))
15551
15552/******************** TIM Instances : DMA burst feature ***********************/
15553#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15554 ((INSTANCE) == TIM2) || \
15555 ((INSTANCE) == TIM3) || \
15556 ((INSTANCE) == TIM4) || \
15557 ((INSTANCE) == TIM5) || \
15558 ((INSTANCE) == TIM8))
15559
15560/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
15561#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15562 ((INSTANCE) == TIM2) || \
15563 ((INSTANCE) == TIM3) || \
15564 ((INSTANCE) == TIM4) || \
15565 ((INSTANCE) == TIM5) || \
15566 ((INSTANCE) == TIM6) || \
15567 ((INSTANCE) == TIM7) || \
15568 ((INSTANCE) == TIM8))
15569
15570/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
15571#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15572 ((INSTANCE) == TIM2) || \
15573 ((INSTANCE) == TIM3) || \
15574 ((INSTANCE) == TIM4) || \
15575 ((INSTANCE) == TIM5) || \
15576 ((INSTANCE) == TIM8) || \
15577 ((INSTANCE) == TIM9) || \
15578 ((INSTANCE) == TIM12))
15579/********************** TIM Instances : 32 bit Counter ************************/
15580#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
15581 ((INSTANCE) == TIM5))
15582
15583/***************** TIM Instances : external trigger input available ************/
15584#define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15585 ((INSTANCE) == TIM2) || \
15586 ((INSTANCE) == TIM3) || \
15587 ((INSTANCE) == TIM4) || \
15588 ((INSTANCE) == TIM5) || \
15589 ((INSTANCE) == TIM8))
15590
15591/****************** TIM Instances : remapping capability **********************/
15592#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
15593 ((INSTANCE) == TIM5) || \
15594 ((INSTANCE) == TIM11))
15595
15596/******************* TIM Instances : output(s) available **********************/
15597#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
15598 ((((INSTANCE) == TIM1) && \
15599 (((CHANNEL) == TIM_CHANNEL_1) || \
15600 ((CHANNEL) == TIM_CHANNEL_2) || \
15601 ((CHANNEL) == TIM_CHANNEL_3) || \
15602 ((CHANNEL) == TIM_CHANNEL_4))) \
15603 || \
15604 (((INSTANCE) == TIM2) && \
15605 (((CHANNEL) == TIM_CHANNEL_1) || \
15606 ((CHANNEL) == TIM_CHANNEL_2) || \
15607 ((CHANNEL) == TIM_CHANNEL_3) || \
15608 ((CHANNEL) == TIM_CHANNEL_4))) \
15609 || \
15610 (((INSTANCE) == TIM3) && \
15611 (((CHANNEL) == TIM_CHANNEL_1) || \
15612 ((CHANNEL) == TIM_CHANNEL_2) || \
15613 ((CHANNEL) == TIM_CHANNEL_3) || \
15614 ((CHANNEL) == TIM_CHANNEL_4))) \
15615 || \
15616 (((INSTANCE) == TIM4) && \
15617 (((CHANNEL) == TIM_CHANNEL_1) || \
15618 ((CHANNEL) == TIM_CHANNEL_2) || \
15619 ((CHANNEL) == TIM_CHANNEL_3) || \
15620 ((CHANNEL) == TIM_CHANNEL_4))) \
15621 || \
15622 (((INSTANCE) == TIM5) && \
15623 (((CHANNEL) == TIM_CHANNEL_1) || \
15624 ((CHANNEL) == TIM_CHANNEL_2) || \
15625 ((CHANNEL) == TIM_CHANNEL_3) || \
15626 ((CHANNEL) == TIM_CHANNEL_4))) \
15627 || \
15628 (((INSTANCE) == TIM8) && \
15629 (((CHANNEL) == TIM_CHANNEL_1) || \
15630 ((CHANNEL) == TIM_CHANNEL_2) || \
15631 ((CHANNEL) == TIM_CHANNEL_3) || \
15632 ((CHANNEL) == TIM_CHANNEL_4))) \
15633 || \
15634 (((INSTANCE) == TIM9) && \
15635 (((CHANNEL) == TIM_CHANNEL_1) || \
15636 ((CHANNEL) == TIM_CHANNEL_2))) \
15637 || \
15638 (((INSTANCE) == TIM10) && \
15639 (((CHANNEL) == TIM_CHANNEL_1))) \
15640 || \
15641 (((INSTANCE) == TIM11) && \
15642 (((CHANNEL) == TIM_CHANNEL_1))) \
15643 || \
15644 (((INSTANCE) == TIM12) && \
15645 (((CHANNEL) == TIM_CHANNEL_1) || \
15646 ((CHANNEL) == TIM_CHANNEL_2))) \
15647 || \
15648 (((INSTANCE) == TIM13) && \
15649 (((CHANNEL) == TIM_CHANNEL_1))) \
15650 || \
15651 (((INSTANCE) == TIM14) && \
15652 (((CHANNEL) == TIM_CHANNEL_1))))
15653
15654/************ TIM Instances : complementary output(s) available ***************/
15655#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
15656 ((((INSTANCE) == TIM1) && \
15657 (((CHANNEL) == TIM_CHANNEL_1) || \
15658 ((CHANNEL) == TIM_CHANNEL_2) || \
15659 ((CHANNEL) == TIM_CHANNEL_3))) \
15660 || \
15661 (((INSTANCE) == TIM8) && \
15662 (((CHANNEL) == TIM_CHANNEL_1) || \
15663 ((CHANNEL) == TIM_CHANNEL_2) || \
15664 ((CHANNEL) == TIM_CHANNEL_3))))
15665
15666/****************** TIM Instances : supporting counting mode selection ********/
15667#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15668 ((INSTANCE) == TIM2) || \
15669 ((INSTANCE) == TIM3) || \
15670 ((INSTANCE) == TIM4) || \
15671 ((INSTANCE) == TIM5) || \
15672 ((INSTANCE) == TIM8))
15673
15674/****************** TIM Instances : supporting clock division *****************/
15675#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15676 ((INSTANCE) == TIM2) || \
15677 ((INSTANCE) == TIM3) || \
15678 ((INSTANCE) == TIM4) || \
15679 ((INSTANCE) == TIM5) || \
15680 ((INSTANCE) == TIM8) || \
15681 ((INSTANCE) == TIM9) || \
15682 ((INSTANCE) == TIM10)|| \
15683 ((INSTANCE) == TIM11)|| \
15684 ((INSTANCE) == TIM12)|| \
15685 ((INSTANCE) == TIM13)|| \
15686 ((INSTANCE) == TIM14))
15687
15688/****************** TIM Instances : supporting commutation event generation ***/
15689#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
15690 ((INSTANCE) == TIM8))
15691
15692
15693/****************** TIM Instances : supporting OCxREF clear *******************/
15694#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15695 ((INSTANCE) == TIM2) || \
15696 ((INSTANCE) == TIM3) || \
15697 ((INSTANCE) == TIM4) || \
15698 ((INSTANCE) == TIM5) || \
15699 ((INSTANCE) == TIM8))
15700
15701/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
15702#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15703 ((INSTANCE) == TIM2) || \
15704 ((INSTANCE) == TIM3) || \
15705 ((INSTANCE) == TIM4) || \
15706 ((INSTANCE) == TIM5) || \
15707 ((INSTANCE) == TIM8) || \
15708 ((INSTANCE) == TIM9) || \
15709 ((INSTANCE) == TIM12))
15710
15711/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
15712#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15713 ((INSTANCE) == TIM2) || \
15714 ((INSTANCE) == TIM3) || \
15715 ((INSTANCE) == TIM4) || \
15716 ((INSTANCE) == TIM5) || \
15717 ((INSTANCE) == TIM8))
15718
15719/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/
15720#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15721 ((INSTANCE) == TIM2) || \
15722 ((INSTANCE) == TIM3) || \
15723 ((INSTANCE) == TIM4) || \
15724 ((INSTANCE) == TIM5) || \
15725 ((INSTANCE) == TIM8) || \
15726 ((INSTANCE) == TIM9) || \
15727 ((INSTANCE) == TIM12))
15728
15729/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/
15730#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15731 ((INSTANCE) == TIM2) || \
15732 ((INSTANCE) == TIM3) || \
15733 ((INSTANCE) == TIM4) || \
15734 ((INSTANCE) == TIM5) || \
15735 ((INSTANCE) == TIM8) || \
15736 ((INSTANCE) == TIM9) || \
15737 ((INSTANCE) == TIM12))
15738
15739/****************** TIM Instances : supporting repetition counter *************/
15740#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15741 ((INSTANCE) == TIM8))
15742
15743/****************** TIM Instances : supporting encoder interface **************/
15744#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15745 ((INSTANCE) == TIM2) || \
15746 ((INSTANCE) == TIM3) || \
15747 ((INSTANCE) == TIM4) || \
15748 ((INSTANCE) == TIM5) || \
15749 ((INSTANCE) == TIM8) || \
15750 ((INSTANCE) == TIM9) || \
15751 ((INSTANCE) == TIM12))
15752/****************** TIM Instances : supporting Hall sensor interface **********/
15753#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15754 ((INSTANCE) == TIM2) || \
15755 ((INSTANCE) == TIM3) || \
15756 ((INSTANCE) == TIM4) || \
15757 ((INSTANCE) == TIM5) || \
15758 ((INSTANCE) == TIM8))
15759/****************** TIM Instances : supporting the break function *************/
15760#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15761 ((INSTANCE) == TIM8))
15762
15763/******************** USART Instances : Synchronous mode **********************/
15764#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15765 ((INSTANCE) == USART2) || \
15766 ((INSTANCE) == USART3) || \
15767 ((INSTANCE) == USART6))
15768
15769/******************** UART Instances : Half-Duplex mode **********************/
15770#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15771 ((INSTANCE) == USART2) || \
15772 ((INSTANCE) == USART3) || \
15773 ((INSTANCE) == UART4) || \
15774 ((INSTANCE) == UART5) || \
15775 ((INSTANCE) == USART6))
15776
15777/* Legacy defines */
15778#define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
15779
15780/****************** UART Instances : Hardware Flow control ********************/
15781#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15782 ((INSTANCE) == USART2) || \
15783 ((INSTANCE) == USART3) || \
15784 ((INSTANCE) == USART6))
15785/******************** UART Instances : LIN mode **********************/
15786#define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
15787
15788/********************* UART Instances : Smart card mode ***********************/
15789#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15790 ((INSTANCE) == USART2) || \
15791 ((INSTANCE) == USART3) || \
15792 ((INSTANCE) == USART6))
15793
15794/*********************** UART Instances : IRDA mode ***************************/
15795#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15796 ((INSTANCE) == USART2) || \
15797 ((INSTANCE) == USART3) || \
15798 ((INSTANCE) == UART4) || \
15799 ((INSTANCE) == UART5) || \
15800 ((INSTANCE) == USART6))
15801
15802
15803/*********************** PCD Instances ****************************************/
15804#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
15805 ((INSTANCE) == USB_OTG_HS))
15806
15807/*********************** HCD Instances ****************************************/
15808#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
15809 ((INSTANCE) == USB_OTG_HS))
15810
15811/****************************** SDIO Instances ********************************/
15812#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
15813
15814/****************************** IWDG Instances ********************************/
15815#define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
15816
15817/****************************** WWDG Instances ********************************/
15818#define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
15819
15820/****************************** USB Exported Constants ************************/
15821#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U
15822#define USB_OTG_FS_MAX_IN_ENDPOINTS 4U /* Including EP0 */
15823#define USB_OTG_FS_MAX_OUT_ENDPOINTS 4U /* Including EP0 */
15824#define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
15825
15826/*
15827 * @brief Specific devices reset values definitions
15828 */
15829#define RCC_PLLCFGR_RST_VALUE 0x24003010U
15830#define RCC_PLLI2SCFGR_RST_VALUE 0x20003000U
15831
15832#define RCC_MAX_FREQUENCY 168000000U
15833#define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY
15834#define RCC_MAX_FREQUENCY_SCALE2 144000000U
15835#define RCC_PLLVCO_OUTPUT_MIN 100000000U
15836#define RCC_PLLVCO_INPUT_MIN 950000U
15837#define RCC_PLLVCO_INPUT_MAX 2100000U
15838#define RCC_PLLVCO_OUTPUT_MAX 432000000U
15840#define RCC_PLLN_MIN_VALUE 50U
15841#define RCC_PLLN_MAX_VALUE 432U
15842
15843#define FLASH_SCALE1_LATENCY1_FREQ 30000000U
15844#define FLASH_SCALE1_LATENCY2_FREQ 60000000U
15845#define FLASH_SCALE1_LATENCY3_FREQ 90000000U
15846#define FLASH_SCALE1_LATENCY4_FREQ 120000000U
15847#define FLASH_SCALE1_LATENCY5_FREQ 150000000U
15849#define FLASH_SCALE2_LATENCY1_FREQ 30000000U
15850#define FLASH_SCALE2_LATENCY2_FREQ 60000000U
15851#define FLASH_SCALE2_LATENCY3_FREQ 90000000U
15852#define FLASH_SCALE2_LATENCY4_FREQ 12000000U
15854#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR 12U
15855#define USB_OTG_HS_MAX_IN_ENDPOINTS 6U /* Including EP0 */
15856#define USB_OTG_HS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */
15857#define USB_OTG_HS_TOTAL_FIFO_SIZE 4096U /* in Bytes */
15858/******************************************************************************/
15859/* For a painless codes migration between the STM32F4xx device product */
15860/* lines, the aliases defined below are put in place to overcome the */
15861/* differences in the interrupt handlers and IRQn definitions. */
15862/* No need to update developed interrupt code when moving across */
15863/* product lines within the same STM32F4 Family */
15864/******************************************************************************/
15865/* Aliases for __IRQn */
15866#define FMC_IRQn FSMC_IRQn
15867
15868/* Aliases for __IRQHandler */
15869#define FMC_IRQHandler FSMC_IRQHandler
15870
15883#ifdef __cplusplus
15884}
15885#endif /* __cplusplus */
15886
15887#endif /* __STM32F417xx_H */
__IO
#define __IO
Definition core_cm3.h:170
core_cm4.h
CMSIS Cortex-M4 Core Peripheral Access Layer Header File.
PMC
#define PMC
Definition MK60D10.h:8809
IRQn_Type
IRQn_Type
STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...
Definition stm32f417xx.h:66
PendSV_IRQn
@ PendSV_IRQn
Definition stm32f417xx.h:74
ETH_WKUP_IRQn
@ ETH_WKUP_IRQn
Definition stm32f417xx.h:139
EXTI2_IRQn
@ EXTI2_IRQn
Definition stm32f417xx.h:85
DMA1_Stream2_IRQn
@ DMA1_Stream2_IRQn
Definition stm32f417xx.h:90
CAN1_SCE_IRQn
@ CAN1_SCE_IRQn
Definition stm32f417xx.h:99
SDIO_IRQn
@ SDIO_IRQn
Definition stm32f417xx.h:126
RTC_WKUP_IRQn
@ RTC_WKUP_IRQn
Definition stm32f417xx.h:80
OTG_HS_EP1_IN_IRQn
@ OTG_HS_EP1_IN_IRQn
Definition stm32f417xx.h:152
DMA2_Stream0_IRQn
@ DMA2_Stream0_IRQn
Definition stm32f417xx.h:133
DMA2_Stream6_IRQn
@ DMA2_Stream6_IRQn
Definition stm32f417xx.h:146
I2C1_ER_IRQn
@ I2C1_ER_IRQn
Definition stm32f417xx.h:109
I2C2_EV_IRQn
@ I2C2_EV_IRQn
Definition stm32f417xx.h:110
MemoryManagement_IRQn
@ MemoryManagement_IRQn
Definition stm32f417xx.h:69
TIM4_IRQn
@ TIM4_IRQn
Definition stm32f417xx.h:107
TIM2_IRQn
@ TIM2_IRQn
Definition stm32f417xx.h:105
DMA2_Stream7_IRQn
@ DMA2_Stream7_IRQn
Definition stm32f417xx.h:147
TIM8_BRK_TIM12_IRQn
@ TIM8_BRK_TIM12_IRQn
Definition stm32f417xx.h:120
USART2_IRQn
@ USART2_IRQn
Definition stm32f417xx.h:115
DMA2_Stream3_IRQn
@ DMA2_Stream3_IRQn
Definition stm32f417xx.h:136
SVCall_IRQn
@ SVCall_IRQn
Definition stm32f417xx.h:72
ADC_IRQn
@ ADC_IRQn
Definition stm32f417xx.h:95
SPI3_IRQn
@ SPI3_IRQn
Definition stm32f417xx.h:128
SPI2_IRQn
@ SPI2_IRQn
Definition stm32f417xx.h:113
TIM7_IRQn
@ TIM7_IRQn
Definition stm32f417xx.h:132
CAN2_SCE_IRQn
@ CAN2_SCE_IRQn
Definition stm32f417xx.h:143
RCC_IRQn
@ RCC_IRQn
Definition stm32f417xx.h:82
TIM6_DAC_IRQn
@ TIM6_DAC_IRQn
Definition stm32f417xx.h:131
OTG_HS_EP1_OUT_IRQn
@ OTG_HS_EP1_OUT_IRQn
Definition stm32f417xx.h:151
I2C2_ER_IRQn
@ I2C2_ER_IRQn
Definition stm32f417xx.h:111
TIM8_CC_IRQn
@ TIM8_CC_IRQn
Definition stm32f417xx.h:123
UsageFault_IRQn
@ UsageFault_IRQn
Definition stm32f417xx.h:71
SysTick_IRQn
@ SysTick_IRQn
Definition stm32f417xx.h:75
I2C3_ER_IRQn
@ I2C3_ER_IRQn
Definition stm32f417xx.h:150
FSMC_IRQn
@ FSMC_IRQn
Definition stm32f417xx.h:125
CRYP_IRQn
@ CRYP_IRQn
Definition stm32f417xx.h:156
I2C3_EV_IRQn
@ I2C3_EV_IRQn
Definition stm32f417xx.h:149
CAN2_RX0_IRQn
@ CAN2_RX0_IRQn
Definition stm32f417xx.h:141
BusFault_IRQn
@ BusFault_IRQn
Definition stm32f417xx.h:70
HASH_RNG_IRQn
@ HASH_RNG_IRQn
Definition stm32f417xx.h:157
DebugMonitor_IRQn
@ DebugMonitor_IRQn
Definition stm32f417xx.h:73
FLASH_IRQn
@ FLASH_IRQn
Definition stm32f417xx.h:81
DMA2_Stream5_IRQn
@ DMA2_Stream5_IRQn
Definition stm32f417xx.h:145
WWDG_IRQn
@ WWDG_IRQn
Definition stm32f417xx.h:77
I2C1_EV_IRQn
@ I2C1_EV_IRQn
Definition stm32f417xx.h:108
TIM3_IRQn
@ TIM3_IRQn
Definition stm32f417xx.h:106
DMA2_Stream1_IRQn
@ DMA2_Stream1_IRQn
Definition stm32f417xx.h:134
CAN1_TX_IRQn
@ CAN1_TX_IRQn
Definition stm32f417xx.h:96
OTG_HS_WKUP_IRQn
@ OTG_HS_WKUP_IRQn
Definition stm32f417xx.h:153
DMA1_Stream0_IRQn
@ DMA1_Stream0_IRQn
Definition stm32f417xx.h:88
EXTI15_10_IRQn
@ EXTI15_10_IRQn
Definition stm32f417xx.h:117
TIM1_UP_TIM10_IRQn
@ TIM1_UP_TIM10_IRQn
Definition stm32f417xx.h:102
EXTI9_5_IRQn
@ EXTI9_5_IRQn
Definition stm32f417xx.h:100
DMA1_Stream1_IRQn
@ DMA1_Stream1_IRQn
Definition stm32f417xx.h:89
OTG_FS_IRQn
@ OTG_FS_IRQn
Definition stm32f417xx.h:144
OTG_FS_WKUP_IRQn
@ OTG_FS_WKUP_IRQn
Definition stm32f417xx.h:119
FPU_IRQn
@ FPU_IRQn
Definition stm32f417xx.h:158
TIM8_UP_TIM13_IRQn
@ TIM8_UP_TIM13_IRQn
Definition stm32f417xx.h:121
USART6_IRQn
@ USART6_IRQn
Definition stm32f417xx.h:148
SPI1_IRQn
@ SPI1_IRQn
Definition stm32f417xx.h:112
OTG_HS_IRQn
@ OTG_HS_IRQn
Definition stm32f417xx.h:154
PVD_IRQn
@ PVD_IRQn
Definition stm32f417xx.h:78
TIM1_TRG_COM_TIM11_IRQn
@ TIM1_TRG_COM_TIM11_IRQn
Definition stm32f417xx.h:103
TIM1_BRK_TIM9_IRQn
@ TIM1_BRK_TIM9_IRQn
Definition stm32f417xx.h:101
CAN2_RX1_IRQn
@ CAN2_RX1_IRQn
Definition stm32f417xx.h:142
EXTI0_IRQn
@ EXTI0_IRQn
Definition stm32f417xx.h:83
CAN1_RX0_IRQn
@ CAN1_RX0_IRQn
Definition stm32f417xx.h:97
EXTI4_IRQn
@ EXTI4_IRQn
Definition stm32f417xx.h:87
DMA2_Stream2_IRQn
@ DMA2_Stream2_IRQn
Definition stm32f417xx.h:135
TAMP_STAMP_IRQn
@ TAMP_STAMP_IRQn
Definition stm32f417xx.h:79
UART5_IRQn
@ UART5_IRQn
Definition stm32f417xx.h:130
DMA1_Stream5_IRQn
@ DMA1_Stream5_IRQn
Definition stm32f417xx.h:93
DCMI_IRQn
@ DCMI_IRQn
Definition stm32f417xx.h:155
ETH_IRQn
@ ETH_IRQn
Definition stm32f417xx.h:138
USART1_IRQn
@ USART1_IRQn
Definition stm32f417xx.h:114
EXTI3_IRQn
@ EXTI3_IRQn
Definition stm32f417xx.h:86
NonMaskableInt_IRQn
@ NonMaskableInt_IRQn
Definition stm32f417xx.h:68
UART4_IRQn
@ UART4_IRQn
Definition stm32f417xx.h:129
TIM8_TRG_COM_TIM14_IRQn
@ TIM8_TRG_COM_TIM14_IRQn
Definition stm32f417xx.h:122
EXTI1_IRQn
@ EXTI1_IRQn
Definition stm32f417xx.h:84
DMA2_Stream4_IRQn
@ DMA2_Stream4_IRQn
Definition stm32f417xx.h:137
TIM5_IRQn
@ TIM5_IRQn
Definition stm32f417xx.h:127
DMA1_Stream7_IRQn
@ DMA1_Stream7_IRQn
Definition stm32f417xx.h:124
DMA1_Stream4_IRQn
@ DMA1_Stream4_IRQn
Definition stm32f417xx.h:92
DMA1_Stream6_IRQn
@ DMA1_Stream6_IRQn
Definition stm32f417xx.h:94
TIM1_CC_IRQn
@ TIM1_CC_IRQn
Definition stm32f417xx.h:104
CAN2_TX_IRQn
@ CAN2_TX_IRQn
Definition stm32f417xx.h:140
CAN1_RX1_IRQn
@ CAN1_RX1_IRQn
Definition stm32f417xx.h:98
DMA1_Stream3_IRQn
@ DMA1_Stream3_IRQn
Definition stm32f417xx.h:91
USART3_IRQn
@ USART3_IRQn
Definition stm32f417xx.h:116
RTC_Alarm_IRQn
@ RTC_Alarm_IRQn
Definition stm32f417xx.h:118
ADC_Common_TypeDef
Definition stm32f107xc.h:187
ADC_TypeDef
Analog to Digital Converter
Definition stm32f107xc.h:163
CAN_FIFOMailBox_TypeDef
Controller Area Network FIFOMailBox.
Definition stm32f107xc.h:267
CAN_FilterRegister_TypeDef
Controller Area Network FilterRegister.
Definition stm32f107xc.h:279
CAN_TxMailBox_TypeDef
Controller Area Network TxMailBox.
Definition stm32f107xc.h:255
CAN_TypeDef
Controller Area Network.
Definition stm32f107xc.h:289
CRC_TypeDef
CRC calculation unit.
Definition stm32f107xc.h:319
CRYP_TypeDef
Crypto Processor.
Definition stm32f217xx.h:784
CRYP_TypeDef::CSGCM3R
__IO uint32_t CSGCM3R
Definition stm32f417xx.h:815
CRYP_TypeDef::CSGCM5R
__IO uint32_t CSGCM5R
Definition stm32f417xx.h:817
CRYP_TypeDef::CSGCMCCM7R
__IO uint32_t CSGCMCCM7R
Definition stm32f417xx.h:811
CRYP_TypeDef::CSGCMCCM6R
__IO uint32_t CSGCMCCM6R
Definition stm32f417xx.h:810
CRYP_TypeDef::CSGCM2R
__IO uint32_t CSGCM2R
Definition stm32f417xx.h:814
CRYP_TypeDef::CSGCMCCM1R
__IO uint32_t CSGCMCCM1R
Definition stm32f417xx.h:805
CRYP_TypeDef::CSGCMCCM3R
__IO uint32_t CSGCMCCM3R
Definition stm32f417xx.h:807
CRYP_TypeDef::CSGCMCCM5R
__IO uint32_t CSGCMCCM5R
Definition stm32f417xx.h:809
CRYP_TypeDef::CSGCM1R
__IO uint32_t CSGCM1R
Definition stm32f417xx.h:813
CRYP_TypeDef::CSGCMCCM0R
__IO uint32_t CSGCMCCM0R
Definition stm32f417xx.h:804
CRYP_TypeDef::CSGCM4R
__IO uint32_t CSGCM4R
Definition stm32f417xx.h:816
CRYP_TypeDef::CSGCM0R
__IO uint32_t CSGCM0R
Definition stm32f417xx.h:812
CRYP_TypeDef::CSGCMCCM2R
__IO uint32_t CSGCMCCM2R
Definition stm32f417xx.h:806
CRYP_TypeDef::CSGCM7R
__IO uint32_t CSGCM7R
Definition stm32f417xx.h:819
CRYP_TypeDef::CSGCMCCM4R
__IO uint32_t CSGCMCCM4R
Definition stm32f417xx.h:808
CRYP_TypeDef::CSGCM6R
__IO uint32_t CSGCM6R
Definition stm32f417xx.h:818
DAC_TypeDef
Digital to Analog Converter.
Definition stm32f107xc.h:332
DBGMCU_TypeDef
Debug MCU.
Definition stm32f107xc.h:353
DCMI_TypeDef
DCMI.
Definition stm32f207xx.h:325
DMA_Stream_TypeDef
DMA Controller.
Definition stm32f207xx.h:344
DMA_TypeDef
Definition stm32f107xc.h:371
ETH_TypeDef
Ethernet MAC.
Definition stm32f107xc.h:383
EXTI_TypeDef
External Interrupt/Event Controller.
Definition stm32f107xc.h:455
FLASH_TypeDef
FLASH Registers.
Definition stm32f107xc.h:469
FSMC_Bank1E_TypeDef
Flexible Static Memory Controller Bank1E.
Definition stm32f207xx.h:480
FSMC_Bank1_TypeDef
Flexible Static Memory Controller.
Definition stm32f207xx.h:471
FSMC_Bank2_3_TypeDef
Flexible Static Memory Controller Bank2.
Definition stm32f207xx.h:489
FSMC_Bank4_TypeDef
Flexible Static Memory Controller Bank4.
Definition stm32f207xx.h:511
GPIO_TypeDef
General Purpose I/O.
Definition stm32f107xc.h:502
HASH_DIGEST_TypeDef
HASH_DIGEST.
Definition stm32f417xx.h:843
HASH_TypeDef
HASH.
Definition stm32f217xx.h:812
I2C_TypeDef
Inter Integrated Circuit Interface.
Definition stm32f107xc.h:529
IWDG_TypeDef
Independent WATCHDOG.
Definition stm32f107xc.h:546
PWR_TypeDef
Power Control.
Definition stm32f107xc.h:558
RCC_TypeDef
Reset and Clock Control.
Definition stm32f107xc.h:568
RNG_TypeDef
RNG.
Definition stm32f207xx.h:782
RTC_TypeDef
Real-Time Clock.
Definition stm32f107xc.h:590
SDIO_TypeDef
SD host Interface.
Definition stm32f207xx.h:682
SPI_TypeDef
Serial Peripheral Interface.
Definition stm32f107xc.h:608
SYSCFG_TypeDef
System configuration controller.
Definition stm32f207xx.h:542
TIM_TypeDef
TIM Timers.
Definition stm32f107xc.h:624
USART_TypeDef
Universal Synchronous Asynchronous Receiver Transmitter.
Definition stm32f107xc.h:654
USB_OTG_DeviceTypeDef
__device_Registers
Definition stm32f107xc.h:696
USB_OTG_GlobalTypeDef
__USB_OTG_Core_register
Definition stm32f107xc.h:670
USB_OTG_HostChannelTypeDef
__Host_Channel_Specific_Registers
Definition stm32f107xc.h:770
USB_OTG_HostTypeDef
__Host_Mode_Register_Structures
Definition stm32f107xc.h:755
USB_OTG_INEndpointTypeDef
__IN_Endpoint-Specific_Register
Definition stm32f107xc.h:724
USB_OTG_OUTEndpointTypeDef
__OUT_Endpoint-Specific_Registers
Definition stm32f107xc.h:740
WWDG_TypeDef
Window WATCHDOG.
Definition stm32f107xc.h:785
system_stm32f4xx.h
CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.