mikroSDK Reference Manual
stm32f767xx.h
Go to the documentation of this file.
1
34#ifndef __STM32F767xx_H
35#define __STM32F767xx_H
36
37#ifdef __cplusplus
38 extern "C" {
39#endif /* __cplusplus */
40
49typedef enum
50{
51/****** Cortex-M7 Processor Exceptions Numbers ****************************************************************/
52 NonMaskableInt_IRQn = -14,
53 MemoryManagement_IRQn = -12,
54 BusFault_IRQn = -11,
55 UsageFault_IRQn = -10,
56 SVCall_IRQn = -5,
57 DebugMonitor_IRQn = -4,
58 PendSV_IRQn = -2,
59 SysTick_IRQn = -1,
60/****** STM32 specific Interrupt Numbers **********************************************************************/
61 WWDG_IRQn = 0,
62 PVD_IRQn = 1,
63 TAMP_STAMP_IRQn = 2,
64 RTC_WKUP_IRQn = 3,
65 FLASH_IRQn = 4,
66 RCC_IRQn = 5,
67 EXTI0_IRQn = 6,
68 EXTI1_IRQn = 7,
69 EXTI2_IRQn = 8,
70 EXTI3_IRQn = 9,
71 EXTI4_IRQn = 10,
72 DMA1_Stream0_IRQn = 11,
73 DMA1_Stream1_IRQn = 12,
74 DMA1_Stream2_IRQn = 13,
75 DMA1_Stream3_IRQn = 14,
76 DMA1_Stream4_IRQn = 15,
77 DMA1_Stream5_IRQn = 16,
78 DMA1_Stream6_IRQn = 17,
79 ADC_IRQn = 18,
80 CAN1_TX_IRQn = 19,
81 CAN1_RX0_IRQn = 20,
82 CAN1_RX1_IRQn = 21,
83 CAN1_SCE_IRQn = 22,
84 EXTI9_5_IRQn = 23,
85 TIM1_BRK_TIM9_IRQn = 24,
86 TIM1_UP_TIM10_IRQn = 25,
87 TIM1_TRG_COM_TIM11_IRQn = 26,
88 TIM1_CC_IRQn = 27,
89 TIM2_IRQn = 28,
90 TIM3_IRQn = 29,
91 TIM4_IRQn = 30,
92 I2C1_EV_IRQn = 31,
93 I2C1_ER_IRQn = 32,
94 I2C2_EV_IRQn = 33,
95 I2C2_ER_IRQn = 34,
96 SPI1_IRQn = 35,
97 SPI2_IRQn = 36,
98 USART1_IRQn = 37,
99 USART2_IRQn = 38,
100 USART3_IRQn = 39,
101 EXTI15_10_IRQn = 40,
102 RTC_Alarm_IRQn = 41,
103 OTG_FS_WKUP_IRQn = 42,
104 TIM8_BRK_TIM12_IRQn = 43,
105 TIM8_UP_TIM13_IRQn = 44,
106 TIM8_TRG_COM_TIM14_IRQn = 45,
107 TIM8_CC_IRQn = 46,
108 DMA1_Stream7_IRQn = 47,
109 FMC_IRQn = 48,
110 SDMMC1_IRQn = 49,
111 TIM5_IRQn = 50,
112 SPI3_IRQn = 51,
113 UART4_IRQn = 52,
114 UART5_IRQn = 53,
115 TIM6_DAC_IRQn = 54,
116 TIM7_IRQn = 55,
117 DMA2_Stream0_IRQn = 56,
118 DMA2_Stream1_IRQn = 57,
119 DMA2_Stream2_IRQn = 58,
120 DMA2_Stream3_IRQn = 59,
121 DMA2_Stream4_IRQn = 60,
122 ETH_IRQn = 61,
123 ETH_WKUP_IRQn = 62,
124 CAN2_TX_IRQn = 63,
125 CAN2_RX0_IRQn = 64,
126 CAN2_RX1_IRQn = 65,
127 CAN2_SCE_IRQn = 66,
128 OTG_FS_IRQn = 67,
129 DMA2_Stream5_IRQn = 68,
130 DMA2_Stream6_IRQn = 69,
131 DMA2_Stream7_IRQn = 70,
132 USART6_IRQn = 71,
133 I2C3_EV_IRQn = 72,
134 I2C3_ER_IRQn = 73,
135 OTG_HS_EP1_OUT_IRQn = 74,
136 OTG_HS_EP1_IN_IRQn = 75,
137 OTG_HS_WKUP_IRQn = 76,
138 OTG_HS_IRQn = 77,
139 DCMI_IRQn = 78,
140 RNG_IRQn = 80,
141 FPU_IRQn = 81,
142 UART7_IRQn = 82,
143 UART8_IRQn = 83,
144 SPI4_IRQn = 84,
145 SPI5_IRQn = 85,
146 SPI6_IRQn = 86,
147 SAI1_IRQn = 87,
148 LTDC_IRQn = 88,
149 LTDC_ER_IRQn = 89,
150 DMA2D_IRQn = 90,
151 SAI2_IRQn = 91,
152 QUADSPI_IRQn = 92,
153 LPTIM1_IRQn = 93,
154 CEC_IRQn = 94,
155 I2C4_EV_IRQn = 95,
156 I2C4_ER_IRQn = 96,
157 SPDIF_RX_IRQn = 97,
158 DFSDM1_FLT0_IRQn = 99,
159 DFSDM1_FLT1_IRQn = 100,
160 DFSDM1_FLT2_IRQn = 101,
161 DFSDM1_FLT3_IRQn = 102,
162 SDMMC2_IRQn = 103,
163 CAN3_TX_IRQn = 104,
164 CAN3_RX0_IRQn = 105,
165 CAN3_RX1_IRQn = 106,
166 CAN3_SCE_IRQn = 107,
167 JPEG_IRQn = 108,
168 MDIOS_IRQn = 109
169} IRQn_Type;
170
178#define __CM7_REV 0x0100U
179#define __MPU_PRESENT 1
180#define __NVIC_PRIO_BITS 4
181#define __Vendor_SysTickConfig 0
182#define __FPU_PRESENT 1
183#define __ICACHE_PRESENT 1
184#define __DCACHE_PRESENT 1
185#include "core_cm7.h"
188#include "system_stm32f7xx.h"
189#include <stdint.h>
190
199typedef struct
200{
201 __IO uint32_t SR;
202 __IO uint32_t CR1;
203 __IO uint32_t CR2;
204 __IO uint32_t SMPR1;
205 __IO uint32_t SMPR2;
206 __IO uint32_t JOFR1;
207 __IO uint32_t JOFR2;
208 __IO uint32_t JOFR3;
209 __IO uint32_t JOFR4;
210 __IO uint32_t HTR;
211 __IO uint32_t LTR;
212 __IO uint32_t SQR1;
213 __IO uint32_t SQR2;
214 __IO uint32_t SQR3;
215 __IO uint32_t JSQR;
216 __IO uint32_t JDR1;
217 __IO uint32_t JDR2;
218 __IO uint32_t JDR3;
219 __IO uint32_t JDR4;
220 __IO uint32_t DR;
221} ADC_TypeDef;
222
223typedef struct
224{
225 __IO uint32_t CSR;
226 __IO uint32_t CCR;
227 __IO uint32_t CDR;
229} ADC_Common_TypeDef;
230
231
236typedef struct
237{
238 __IO uint32_t TIR;
239 __IO uint32_t TDTR;
240 __IO uint32_t TDLR;
241 __IO uint32_t TDHR;
242} CAN_TxMailBox_TypeDef;
243
248typedef struct
249{
250 __IO uint32_t RIR;
251 __IO uint32_t RDTR;
252 __IO uint32_t RDLR;
253 __IO uint32_t RDHR;
254} CAN_FIFOMailBox_TypeDef;
255
260typedef struct
261{
262 __IO uint32_t FR1;
263 __IO uint32_t FR2;
264} CAN_FilterRegister_TypeDef;
265
270typedef struct
271{
272 __IO uint32_t MCR;
273 __IO uint32_t MSR;
274 __IO uint32_t TSR;
275 __IO uint32_t RF0R;
276 __IO uint32_t RF1R;
277 __IO uint32_t IER;
278 __IO uint32_t ESR;
279 __IO uint32_t BTR;
280 uint32_t RESERVED0[88];
281 CAN_TxMailBox_TypeDef sTxMailBox[3];
282 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
283 uint32_t RESERVED1[12];
284 __IO uint32_t FMR;
285 __IO uint32_t FM1R;
286 uint32_t RESERVED2;
287 __IO uint32_t FS1R;
288 uint32_t RESERVED3;
289 __IO uint32_t FFA1R;
290 uint32_t RESERVED4;
291 __IO uint32_t FA1R;
292 uint32_t RESERVED5[8];
293 CAN_FilterRegister_TypeDef sFilterRegister[28];
294} CAN_TypeDef;
295
300typedef struct
301{
302 __IO uint32_t CR;
303 __IO uint32_t CFGR;
304 __IO uint32_t TXDR;
305 __IO uint32_t RXDR;
306 __IO uint32_t ISR;
307 __IO uint32_t IER;
308}CEC_TypeDef;
309
314typedef struct
315{
316 __IO uint32_t DR;
317 __IO uint8_t IDR;
318 uint8_t RESERVED0;
319 uint16_t RESERVED1;
320 __IO uint32_t CR;
321 uint32_t RESERVED2;
322 __IO uint32_t INIT;
323 __IO uint32_t POL;
324} CRC_TypeDef;
325
330typedef struct
331{
332 __IO uint32_t CR;
333 __IO uint32_t SWTRIGR;
334 __IO uint32_t DHR12R1;
335 __IO uint32_t DHR12L1;
336 __IO uint32_t DHR8R1;
337 __IO uint32_t DHR12R2;
338 __IO uint32_t DHR12L2;
339 __IO uint32_t DHR8R2;
340 __IO uint32_t DHR12RD;
341 __IO uint32_t DHR12LD;
342 __IO uint32_t DHR8RD;
343 __IO uint32_t DOR1;
344 __IO uint32_t DOR2;
345 __IO uint32_t SR;
346} DAC_TypeDef;
347
351typedef struct
352{
353 __IO uint32_t FLTCR1;
354 __IO uint32_t FLTCR2;
355 __IO uint32_t FLTISR;
356 __IO uint32_t FLTICR;
357 __IO uint32_t FLTJCHGR;
358 __IO uint32_t FLTFCR;
359 __IO uint32_t FLTJDATAR;
360 __IO uint32_t FLTRDATAR;
361 __IO uint32_t FLTAWHTR;
362 __IO uint32_t FLTAWLTR;
363 __IO uint32_t FLTAWSR;
364 __IO uint32_t FLTAWCFR;
365 __IO uint32_t FLTEXMAX;
366 __IO uint32_t FLTEXMIN;
367 __IO uint32_t FLTCNVTIMR;
368} DFSDM_Filter_TypeDef;
369
373typedef struct
374{
375 __IO uint32_t CHCFGR1;
376 __IO uint32_t CHCFGR2;
377 __IO uint32_t CHAWSCDR;
379 __IO uint32_t CHWDATAR;
380 __IO uint32_t CHDATINR;
381} DFSDM_Channel_TypeDef;
382
387typedef struct
388{
389 __IO uint32_t IDCODE;
390 __IO uint32_t CR;
391 __IO uint32_t APB1FZ;
392 __IO uint32_t APB2FZ;
393}DBGMCU_TypeDef;
394
399typedef struct
400{
401 __IO uint32_t CR;
402 __IO uint32_t SR;
403 __IO uint32_t RISR;
404 __IO uint32_t IER;
405 __IO uint32_t MISR;
406 __IO uint32_t ICR;
407 __IO uint32_t ESCR;
408 __IO uint32_t ESUR;
409 __IO uint32_t CWSTRTR;
410 __IO uint32_t CWSIZER;
411 __IO uint32_t DR;
412} DCMI_TypeDef;
413
418typedef struct
419{
420 __IO uint32_t CR;
421 __IO uint32_t NDTR;
422 __IO uint32_t PAR;
423 __IO uint32_t M0AR;
424 __IO uint32_t M1AR;
425 __IO uint32_t FCR;
426} DMA_Stream_TypeDef;
427
428typedef struct
429{
430 __IO uint32_t LISR;
431 __IO uint32_t HISR;
432 __IO uint32_t LIFCR;
433 __IO uint32_t HIFCR;
434} DMA_TypeDef;
435
440typedef struct
441{
442 __IO uint32_t CR;
443 __IO uint32_t ISR;
444 __IO uint32_t IFCR;
445 __IO uint32_t FGMAR;
446 __IO uint32_t FGOR;
447 __IO uint32_t BGMAR;
448 __IO uint32_t BGOR;
449 __IO uint32_t FGPFCCR;
450 __IO uint32_t FGCOLR;
451 __IO uint32_t BGPFCCR;
452 __IO uint32_t BGCOLR;
453 __IO uint32_t FGCMAR;
454 __IO uint32_t BGCMAR;
455 __IO uint32_t OPFCCR;
456 __IO uint32_t OCOLR;
457 __IO uint32_t OMAR;
458 __IO uint32_t OOR;
459 __IO uint32_t NLR;
460 __IO uint32_t LWR;
461 __IO uint32_t AMTCR;
462 uint32_t RESERVED[236];
463 __IO uint32_t FGCLUT[256];
464 __IO uint32_t BGCLUT[256];
465} DMA2D_TypeDef;
466
467
472typedef struct
473{
474 __IO uint32_t MACCR;
475 __IO uint32_t MACFFR;
476 __IO uint32_t MACHTHR;
477 __IO uint32_t MACHTLR;
478 __IO uint32_t MACMIIAR;
479 __IO uint32_t MACMIIDR;
480 __IO uint32_t MACFCR;
481 __IO uint32_t MACVLANTR; /* 8 */
482 uint32_t RESERVED0[2];
483 __IO uint32_t MACRWUFFR; /* 11 */
484 __IO uint32_t MACPMTCSR;
485 uint32_t RESERVED1;
486 __IO uint32_t MACDBGR;
487 __IO uint32_t MACSR; /* 15 */
488 __IO uint32_t MACIMR;
489 __IO uint32_t MACA0HR;
490 __IO uint32_t MACA0LR;
491 __IO uint32_t MACA1HR;
492 __IO uint32_t MACA1LR;
493 __IO uint32_t MACA2HR;
494 __IO uint32_t MACA2LR;
495 __IO uint32_t MACA3HR;
496 __IO uint32_t MACA3LR; /* 24 */
497 uint32_t RESERVED2[40];
498 __IO uint32_t MMCCR; /* 65 */
499 __IO uint32_t MMCRIR;
500 __IO uint32_t MMCTIR;
501 __IO uint32_t MMCRIMR;
502 __IO uint32_t MMCTIMR; /* 69 */
503 uint32_t RESERVED3[14];
504 __IO uint32_t MMCTGFSCCR; /* 84 */
505 __IO uint32_t MMCTGFMSCCR;
506 uint32_t RESERVED4[5];
507 __IO uint32_t MMCTGFCR;
508 uint32_t RESERVED5[10];
509 __IO uint32_t MMCRFCECR;
510 __IO uint32_t MMCRFAECR;
511 uint32_t RESERVED6[10];
512 __IO uint32_t MMCRGUFCR;
513 uint32_t RESERVED7[334];
514 __IO uint32_t PTPTSCR;
515 __IO uint32_t PTPSSIR;
516 __IO uint32_t PTPTSHR;
517 __IO uint32_t PTPTSLR;
518 __IO uint32_t PTPTSHUR;
519 __IO uint32_t PTPTSLUR;
520 __IO uint32_t PTPTSAR;
521 __IO uint32_t PTPTTHR;
522 __IO uint32_t PTPTTLR;
523 __IO uint32_t RESERVED8;
524 __IO uint32_t PTPTSSR;
525 __IO uint32_t PTPPPSCR;
526 uint32_t RESERVED9[564];
527 __IO uint32_t DMABMR;
528 __IO uint32_t DMATPDR;
529 __IO uint32_t DMARPDR;
530 __IO uint32_t DMARDLAR;
531 __IO uint32_t DMATDLAR;
532 __IO uint32_t DMASR;
533 __IO uint32_t DMAOMR;
534 __IO uint32_t DMAIER;
535 __IO uint32_t DMAMFBOCR;
536 __IO uint32_t DMARSWTR;
537 uint32_t RESERVED10[8];
538 __IO uint32_t DMACHTDR;
539 __IO uint32_t DMACHRDR;
540 __IO uint32_t DMACHTBAR;
541 __IO uint32_t DMACHRBAR;
542} ETH_TypeDef;
543
548typedef struct
549{
550 __IO uint32_t IMR;
551 __IO uint32_t EMR;
552 __IO uint32_t RTSR;
553 __IO uint32_t FTSR;
554 __IO uint32_t SWIER;
555 __IO uint32_t PR;
556} EXTI_TypeDef;
557
562typedef struct
563{
564 __IO uint32_t ACR;
565 __IO uint32_t KEYR;
566 __IO uint32_t OPTKEYR;
567 __IO uint32_t SR;
568 __IO uint32_t CR;
569 __IO uint32_t OPTCR;
570 __IO uint32_t OPTCR1;
571} FLASH_TypeDef;
572
573
574
579typedef struct
580{
581 __IO uint32_t BTCR[8];
582} FMC_Bank1_TypeDef;
583
588typedef struct
589{
590 __IO uint32_t BWTR[7];
591} FMC_Bank1E_TypeDef;
592
597typedef struct
598{
599 __IO uint32_t PCR;
600 __IO uint32_t SR;
601 __IO uint32_t PMEM;
602 __IO uint32_t PATT;
603 uint32_t RESERVED0;
604 __IO uint32_t ECCR;
605} FMC_Bank3_TypeDef;
606
611typedef struct
612{
613 __IO uint32_t SDCR[2];
614 __IO uint32_t SDTR[2];
615 __IO uint32_t SDCMR;
616 __IO uint32_t SDRTR;
617 __IO uint32_t SDSR;
618} FMC_Bank5_6_TypeDef;
619
620
625typedef struct
626{
627 __IO uint32_t MODER;
628 __IO uint32_t OTYPER;
629 __IO uint32_t OSPEEDR;
630 __IO uint32_t PUPDR;
631 __IO uint32_t IDR;
632 __IO uint32_t ODR;
633 __IO uint32_t BSRR;
634 __IO uint32_t LCKR;
635 __IO uint32_t AFR[2];
636} GPIO_TypeDef;
637
642typedef struct
643{
644 __IO uint32_t MEMRMP;
645 __IO uint32_t PMC;
646 __IO uint32_t EXTICR[4];
647 uint32_t RESERVED;
648 __IO uint32_t CBR;
649 __IO uint32_t CMPCR;
650} SYSCFG_TypeDef;
651
656typedef struct
657{
658 __IO uint32_t CR1;
659 __IO uint32_t CR2;
660 __IO uint32_t OAR1;
661 __IO uint32_t OAR2;
662 __IO uint32_t TIMINGR;
663 __IO uint32_t TIMEOUTR;
664 __IO uint32_t ISR;
665 __IO uint32_t ICR;
666 __IO uint32_t PECR;
667 __IO uint32_t RXDR;
668 __IO uint32_t TXDR;
669} I2C_TypeDef;
670
675typedef struct
676{
677 __IO uint32_t KR;
678 __IO uint32_t PR;
679 __IO uint32_t RLR;
680 __IO uint32_t SR;
681 __IO uint32_t WINR;
682} IWDG_TypeDef;
683
684
689typedef struct
690{
691 uint32_t RESERVED0[2];
692 __IO uint32_t SSCR;
693 __IO uint32_t BPCR;
694 __IO uint32_t AWCR;
695 __IO uint32_t TWCR;
696 __IO uint32_t GCR;
697 uint32_t RESERVED1[2];
698 __IO uint32_t SRCR;
699 uint32_t RESERVED2[1];
700 __IO uint32_t BCCR;
701 uint32_t RESERVED3[1];
702 __IO uint32_t IER;
703 __IO uint32_t ISR;
704 __IO uint32_t ICR;
705 __IO uint32_t LIPCR;
706 __IO uint32_t CPSR;
707 __IO uint32_t CDSR;
708} LTDC_TypeDef;
709
714typedef struct
715{
716 __IO uint32_t CR;
717 __IO uint32_t WHPCR;
718 __IO uint32_t WVPCR;
719 __IO uint32_t CKCR;
720 __IO uint32_t PFCR;
721 __IO uint32_t CACR;
722 __IO uint32_t DCCR;
723 __IO uint32_t BFCR;
724 uint32_t RESERVED0[2];
725 __IO uint32_t CFBAR;
726 __IO uint32_t CFBLR;
727 __IO uint32_t CFBLNR;
728 uint32_t RESERVED1[3];
729 __IO uint32_t CLUTWR;
731} LTDC_Layer_TypeDef;
732
737typedef struct
738{
739 __IO uint32_t CR1;
740 __IO uint32_t CSR1;
741 __IO uint32_t CR2;
742 __IO uint32_t CSR2;
743} PWR_TypeDef;
744
745
750typedef struct
751{
752 __IO uint32_t CR;
753 __IO uint32_t PLLCFGR;
754 __IO uint32_t CFGR;
755 __IO uint32_t CIR;
756 __IO uint32_t AHB1RSTR;
757 __IO uint32_t AHB2RSTR;
758 __IO uint32_t AHB3RSTR;
759 uint32_t RESERVED0;
760 __IO uint32_t APB1RSTR;
761 __IO uint32_t APB2RSTR;
762 uint32_t RESERVED1[2];
763 __IO uint32_t AHB1ENR;
764 __IO uint32_t AHB2ENR;
765 __IO uint32_t AHB3ENR;
766 uint32_t RESERVED2;
767 __IO uint32_t APB1ENR;
768 __IO uint32_t APB2ENR;
769 uint32_t RESERVED3[2];
770 __IO uint32_t AHB1LPENR;
771 __IO uint32_t AHB2LPENR;
772 __IO uint32_t AHB3LPENR;
773 uint32_t RESERVED4;
774 __IO uint32_t APB1LPENR;
775 __IO uint32_t APB2LPENR;
776 uint32_t RESERVED5[2];
777 __IO uint32_t BDCR;
778 __IO uint32_t CSR;
779 uint32_t RESERVED6[2];
780 __IO uint32_t SSCGR;
781 __IO uint32_t PLLI2SCFGR;
782 __IO uint32_t PLLSAICFGR;
783 __IO uint32_t DCKCFGR1;
784 __IO uint32_t DCKCFGR2;
786} RCC_TypeDef;
787
792typedef struct
793{
794 __IO uint32_t TR;
795 __IO uint32_t DR;
796 __IO uint32_t CR;
797 __IO uint32_t ISR;
798 __IO uint32_t PRER;
799 __IO uint32_t WUTR;
800 uint32_t reserved;
801 __IO uint32_t ALRMAR;
802 __IO uint32_t ALRMBR;
803 __IO uint32_t WPR;
804 __IO uint32_t SSR;
805 __IO uint32_t SHIFTR;
806 __IO uint32_t TSTR;
807 __IO uint32_t TSDR;
808 __IO uint32_t TSSSR;
809 __IO uint32_t CALR;
810 __IO uint32_t TAMPCR;
811 __IO uint32_t ALRMASSR;
812 __IO uint32_t ALRMBSSR;
813 __IO uint32_t OR;
814 __IO uint32_t BKP0R;
815 __IO uint32_t BKP1R;
816 __IO uint32_t BKP2R;
817 __IO uint32_t BKP3R;
818 __IO uint32_t BKP4R;
819 __IO uint32_t BKP5R;
820 __IO uint32_t BKP6R;
821 __IO uint32_t BKP7R;
822 __IO uint32_t BKP8R;
823 __IO uint32_t BKP9R;
824 __IO uint32_t BKP10R;
825 __IO uint32_t BKP11R;
826 __IO uint32_t BKP12R;
827 __IO uint32_t BKP13R;
828 __IO uint32_t BKP14R;
829 __IO uint32_t BKP15R;
830 __IO uint32_t BKP16R;
831 __IO uint32_t BKP17R;
832 __IO uint32_t BKP18R;
833 __IO uint32_t BKP19R;
834 __IO uint32_t BKP20R;
835 __IO uint32_t BKP21R;
836 __IO uint32_t BKP22R;
837 __IO uint32_t BKP23R;
838 __IO uint32_t BKP24R;
839 __IO uint32_t BKP25R;
840 __IO uint32_t BKP26R;
841 __IO uint32_t BKP27R;
842 __IO uint32_t BKP28R;
843 __IO uint32_t BKP29R;
844 __IO uint32_t BKP30R;
845 __IO uint32_t BKP31R;
846} RTC_TypeDef;
847
848
853typedef struct
854{
855 __IO uint32_t GCR;
856} SAI_TypeDef;
857
858typedef struct
859{
860 __IO uint32_t CR1;
861 __IO uint32_t CR2;
862 __IO uint32_t FRCR;
863 __IO uint32_t SLOTR;
864 __IO uint32_t IMR;
865 __IO uint32_t SR;
866 __IO uint32_t CLRFR;
867 __IO uint32_t DR;
868} SAI_Block_TypeDef;
869
874typedef struct
875{
876 __IO uint32_t CR;
877 __IO uint32_t IMR;
878 __IO uint32_t SR;
879 __IO uint32_t IFCR;
880 __IO uint32_t DR;
881 __IO uint32_t CSR;
882 __IO uint32_t DIR;
883} SPDIFRX_TypeDef;
884
889typedef struct
890{
891 __IO uint32_t POWER;
892 __IO uint32_t CLKCR;
893 __IO uint32_t ARG;
894 __IO uint32_t CMD;
895 __I uint32_t RESPCMD;
896 __I uint32_t RESP1;
897 __I uint32_t RESP2;
898 __I uint32_t RESP3;
899 __I uint32_t RESP4;
900 __IO uint32_t DTIMER;
901 __IO uint32_t DLEN;
902 __IO uint32_t DCTRL;
903 __I uint32_t DCOUNT;
904 __I uint32_t STA;
905 __IO uint32_t ICR;
906 __IO uint32_t MASK;
907 uint32_t RESERVED0[2];
908 __I uint32_t FIFOCNT;
909 uint32_t RESERVED1[13];
910 __IO uint32_t FIFO;
911} SDMMC_TypeDef;
912
917typedef struct
918{
919 __IO uint32_t CR1;
920 __IO uint32_t CR2;
921 __IO uint32_t SR;
922 __IO uint32_t DR;
923 __IO uint32_t CRCPR;
924 __IO uint32_t RXCRCR;
925 __IO uint32_t TXCRCR;
926 __IO uint32_t I2SCFGR;
927 __IO uint32_t I2SPR;
928} SPI_TypeDef;
929
934typedef struct
935{
936 __IO uint32_t CR;
937 __IO uint32_t DCR;
938 __IO uint32_t SR;
939 __IO uint32_t FCR;
940 __IO uint32_t DLR;
941 __IO uint32_t CCR;
942 __IO uint32_t AR;
943 __IO uint32_t ABR;
944 __IO uint32_t DR;
945 __IO uint32_t PSMKR;
946 __IO uint32_t PSMAR;
947 __IO uint32_t PIR;
948 __IO uint32_t LPTR;
949} QUADSPI_TypeDef;
950
955typedef struct
956{
957 __IO uint32_t CR1;
958 __IO uint32_t CR2;
959 __IO uint32_t SMCR;
960 __IO uint32_t DIER;
961 __IO uint32_t SR;
962 __IO uint32_t EGR;
963 __IO uint32_t CCMR1;
964 __IO uint32_t CCMR2;
965 __IO uint32_t CCER;
966 __IO uint32_t CNT;
967 __IO uint32_t PSC;
968 __IO uint32_t ARR;
969 __IO uint32_t RCR;
970 __IO uint32_t CCR1;
971 __IO uint32_t CCR2;
972 __IO uint32_t CCR3;
973 __IO uint32_t CCR4;
974 __IO uint32_t BDTR;
975 __IO uint32_t DCR;
976 __IO uint32_t DMAR;
977 __IO uint32_t OR;
978 __IO uint32_t CCMR3;
979 __IO uint32_t CCR5;
980 __IO uint32_t CCR6;
981 __IO uint32_t AF1;
982 __IO uint32_t AF2;
984} TIM_TypeDef;
985
989typedef struct
990{
991 __IO uint32_t ISR;
992 __IO uint32_t ICR;
993 __IO uint32_t IER;
994 __IO uint32_t CFGR;
995 __IO uint32_t CR;
996 __IO uint32_t CMP;
997 __IO uint32_t ARR;
998 __IO uint32_t CNT;
999} LPTIM_TypeDef;
1000
1001
1006typedef struct
1007{
1008 __IO uint32_t CR1;
1009 __IO uint32_t CR2;
1010 __IO uint32_t CR3;
1011 __IO uint32_t BRR;
1012 __IO uint32_t GTPR;
1013 __IO uint32_t RTOR;
1014 __IO uint32_t RQR;
1015 __IO uint32_t ISR;
1016 __IO uint32_t ICR;
1017 __IO uint32_t RDR;
1018 __IO uint32_t TDR;
1019} USART_TypeDef;
1020
1021
1026typedef struct
1027{
1028 __IO uint32_t CR;
1029 __IO uint32_t CFR;
1030 __IO uint32_t SR;
1031} WWDG_TypeDef;
1032
1033
1038typedef struct
1039{
1040 __IO uint32_t CR;
1041 __IO uint32_t SR;
1042 __IO uint32_t DR;
1043} RNG_TypeDef;
1044
1052typedef struct
1053{
1054 __IO uint32_t GOTGCTL;
1055 __IO uint32_t GOTGINT;
1056 __IO uint32_t GAHBCFG;
1057 __IO uint32_t GUSBCFG;
1058 __IO uint32_t GRSTCTL;
1059 __IO uint32_t GINTSTS;
1060 __IO uint32_t GINTMSK;
1061 __IO uint32_t GRXSTSR;
1062 __IO uint32_t GRXSTSP;
1063 __IO uint32_t GRXFSIZ;
1064 __IO uint32_t DIEPTXF0_HNPTXFSIZ;
1065 __IO uint32_t HNPTXSTS;
1066 uint32_t Reserved30[2];
1067 __IO uint32_t GCCFG;
1068 __IO uint32_t CID;
1069 uint32_t Reserved5[3];
1070 __IO uint32_t GHWCFG3;
1071 uint32_t Reserved6;
1072 __IO uint32_t GLPMCFG;
1073 uint32_t Reserved7;
1074 __IO uint32_t GDFIFOCFG;
1075 uint32_t Reserved43[40];
1076 __IO uint32_t HPTXFSIZ;
1077 __IO uint32_t DIEPTXF[0x0F];
1078} USB_OTG_GlobalTypeDef;
1079
1080
1084typedef struct
1085{
1086 __IO uint32_t DCFG;
1087 __IO uint32_t DCTL;
1088 __IO uint32_t DSTS;
1089 uint32_t Reserved0C;
1090 __IO uint32_t DIEPMSK;
1091 __IO uint32_t DOEPMSK;
1092 __IO uint32_t DAINT;
1093 __IO uint32_t DAINTMSK;
1094 uint32_t Reserved20;
1095 uint32_t Reserved9;
1096 __IO uint32_t DVBUSDIS;
1097 __IO uint32_t DVBUSPULSE;
1098 __IO uint32_t DTHRCTL;
1099 __IO uint32_t DIEPEMPMSK;
1100 __IO uint32_t DEACHINT;
1101 __IO uint32_t DEACHMSK;
1102 uint32_t Reserved40;
1103 __IO uint32_t DINEP1MSK;
1104 uint32_t Reserved44[15];
1105 __IO uint32_t DOUTEP1MSK;
1106} USB_OTG_DeviceTypeDef;
1107
1108
1112typedef struct
1113{
1114 __IO uint32_t DIEPCTL;
1115 uint32_t Reserved04;
1116 __IO uint32_t DIEPINT;
1117 uint32_t Reserved0C;
1118 __IO uint32_t DIEPTSIZ;
1119 __IO uint32_t DIEPDMA;
1120 __IO uint32_t DTXFSTS;
1121 uint32_t Reserved18;
1122} USB_OTG_INEndpointTypeDef;
1123
1124
1128typedef struct
1129{
1130 __IO uint32_t DOEPCTL;
1131 uint32_t Reserved04;
1132 __IO uint32_t DOEPINT;
1133 uint32_t Reserved0C;
1134 __IO uint32_t DOEPTSIZ;
1135 __IO uint32_t DOEPDMA;
1136 uint32_t Reserved18[2];
1137} USB_OTG_OUTEndpointTypeDef;
1138
1139
1143typedef struct
1144{
1145 __IO uint32_t HCFG;
1146 __IO uint32_t HFIR;
1147 __IO uint32_t HFNUM;
1148 uint32_t Reserved40C;
1149 __IO uint32_t HPTXSTS;
1150 __IO uint32_t HAINT;
1151 __IO uint32_t HAINTMSK;
1152} USB_OTG_HostTypeDef;
1153
1157typedef struct
1158{
1159 __IO uint32_t HCCHAR;
1160 __IO uint32_t HCSPLT;
1161 __IO uint32_t HCINT;
1162 __IO uint32_t HCINTMSK;
1163 __IO uint32_t HCTSIZ;
1164 __IO uint32_t HCDMA;
1165 uint32_t Reserved[2];
1166} USB_OTG_HostChannelTypeDef;
1174typedef struct
1175{
1176 __IO uint32_t CONFR0;
1177 __IO uint32_t CONFR1;
1178 __IO uint32_t CONFR2;
1179 __IO uint32_t CONFR3;
1180 __IO uint32_t CONFR4;
1181 __IO uint32_t CONFR5;
1182 __IO uint32_t CONFR6;
1183 __IO uint32_t CONFR7;
1184 uint32_t Reserved20[4]; /* Reserved Address offset: 20h-2Ch */
1185 __IO uint32_t CR;
1186 __IO uint32_t SR;
1187 __IO uint32_t CFR;
1188 uint32_t Reserved3c; /* Reserved Address offset: 3Ch */
1189 __IO uint32_t DIR;
1190 __IO uint32_t DOR;
1191 uint32_t Reserved48[2]; /* Reserved Address offset: 48h-4Ch */
1192 __IO uint32_t QMEM0[16];
1193 __IO uint32_t QMEM1[16];
1194 __IO uint32_t QMEM2[16];
1195 __IO uint32_t QMEM3[16];
1196 __IO uint32_t HUFFMIN[16];
1197 __IO uint32_t HUFFBASE[32];
1198 __IO uint32_t HUFFSYMB[84];
1199 __IO uint32_t DHTMEM[103];
1200 uint32_t Reserved4FC; /* Reserved Address offset: 4FCh */
1201 __IO uint32_t HUFFENC_AC0[88];
1202 __IO uint32_t HUFFENC_AC1[88];
1203 __IO uint32_t HUFFENC_DC0[8];
1204 __IO uint32_t HUFFENC_DC1[8];
1206} JPEG_TypeDef;
1207
1212typedef struct
1213{
1214 __IO uint32_t CR;
1215 __IO uint32_t WRFR;
1216 __IO uint32_t CWRFR;
1217 __IO uint32_t RDFR;
1218 __IO uint32_t CRDFR;
1219 __IO uint32_t SR;
1220 __IO uint32_t CLRFR;
1221 uint32_t RESERVED0[57]; /* Reserved Address offset: 1Ch */
1222 __IO uint32_t DINR0;
1223 __IO uint32_t DINR1;
1224 __IO uint32_t DINR2;
1225 __IO uint32_t DINR3;
1226 __IO uint32_t DINR4;
1227 __IO uint32_t DINR5;
1228 __IO uint32_t DINR6;
1229 __IO uint32_t DINR7;
1230 __IO uint32_t DINR8;
1231 __IO uint32_t DINR9;
1232 __IO uint32_t DINR10;
1233 __IO uint32_t DINR11;
1234 __IO uint32_t DINR12;
1235 __IO uint32_t DINR13;
1236 __IO uint32_t DINR14;
1237 __IO uint32_t DINR15;
1238 __IO uint32_t DINR16;
1239 __IO uint32_t DINR17;
1240 __IO uint32_t DINR18;
1241 __IO uint32_t DINR19;
1242 __IO uint32_t DINR20;
1243 __IO uint32_t DINR21;
1244 __IO uint32_t DINR22;
1245 __IO uint32_t DINR23;
1246 __IO uint32_t DINR24;
1247 __IO uint32_t DINR25;
1248 __IO uint32_t DINR26;
1249 __IO uint32_t DINR27;
1250 __IO uint32_t DINR28;
1251 __IO uint32_t DINR29;
1252 __IO uint32_t DINR30;
1253 __IO uint32_t DINR31;
1254 __IO uint32_t DOUTR0;
1255 __IO uint32_t DOUTR1;
1256 __IO uint32_t DOUTR2;
1257 __IO uint32_t DOUTR3;
1258 __IO uint32_t DOUTR4;
1259 __IO uint32_t DOUTR5;
1260 __IO uint32_t DOUTR6;
1261 __IO uint32_t DOUTR7;
1262 __IO uint32_t DOUTR8;
1263 __IO uint32_t DOUTR9;
1264 __IO uint32_t DOUTR10;
1265 __IO uint32_t DOUTR11;
1266 __IO uint32_t DOUTR12;
1267 __IO uint32_t DOUTR13;
1268 __IO uint32_t DOUTR14;
1269 __IO uint32_t DOUTR15;
1270 __IO uint32_t DOUTR16;
1271 __IO uint32_t DOUTR17;
1272 __IO uint32_t DOUTR18;
1273 __IO uint32_t DOUTR19;
1274 __IO uint32_t DOUTR20;
1275 __IO uint32_t DOUTR21;
1276 __IO uint32_t DOUTR22;
1277 __IO uint32_t DOUTR23;
1278 __IO uint32_t DOUTR24;
1279 __IO uint32_t DOUTR25;
1280 __IO uint32_t DOUTR26;
1281 __IO uint32_t DOUTR27;
1282 __IO uint32_t DOUTR28;
1283 __IO uint32_t DOUTR29;
1284 __IO uint32_t DOUTR30;
1285 __IO uint32_t DOUTR31;
1286} MDIOS_TypeDef;
1287
1288
1292#define RAMITCM_BASE 0x00000000UL
1293#define FLASHITCM_BASE 0x00200000UL
1294#define FLASHAXI_BASE 0x08000000UL
1295#define RAMDTCM_BASE 0x20000000UL
1296#define PERIPH_BASE 0x40000000UL
1297#define BKPSRAM_BASE 0x40024000UL
1298#define QSPI_BASE 0x90000000UL
1299#define FMC_R_BASE 0xA0000000UL
1300#define QSPI_R_BASE 0xA0001000UL
1301#define SRAM1_BASE 0x20020000UL
1302#define SRAM2_BASE 0x2007C000UL
1303#define FLASH_END 0x081FFFFFUL
1304#define FLASH_OTP_BASE 0x1FF0F000UL
1305#define FLASH_OTP_END 0x1FF0F41FUL
1307/* Legacy define */
1308#define FLASH_BASE FLASHAXI_BASE
1309
1311#define APB1PERIPH_BASE PERIPH_BASE
1312#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
1313#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
1314#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
1315
1317#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
1318#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
1319#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
1320#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
1321#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
1322#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
1323#define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)
1324#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)
1325#define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)
1326#define LPTIM1_BASE (APB1PERIPH_BASE + 0x2400UL)
1327#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
1328#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
1329#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
1330#define CAN3_BASE (APB1PERIPH_BASE + 0x3400UL)
1331#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
1332#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
1333#define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000UL)
1334#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
1335#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
1336#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
1337#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
1338#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
1339#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
1340#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
1341#define I2C4_BASE (APB1PERIPH_BASE + 0x6000UL)
1342#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
1343#define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
1344#define CEC_BASE (APB1PERIPH_BASE + 0x6C00UL)
1345#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
1346#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)
1347#define UART7_BASE (APB1PERIPH_BASE + 0x7800UL)
1348#define UART8_BASE (APB1PERIPH_BASE + 0x7C00UL)
1349
1351#define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)
1352#define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)
1353#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)
1354#define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)
1355#define SDMMC2_BASE (APB2PERIPH_BASE + 0x1C00UL)
1356#define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)
1357#define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)
1358#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)
1359#define ADC_BASE (APB2PERIPH_BASE + 0x2300UL)
1360#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2C00UL)
1361#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
1362#define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL)
1363#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
1364#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)
1365#define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)
1366#define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)
1367#define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)
1368#define SPI5_BASE (APB2PERIPH_BASE + 0x5000UL)
1369#define SPI6_BASE (APB2PERIPH_BASE + 0x5400UL)
1370#define SAI1_BASE (APB2PERIPH_BASE + 0x5800UL)
1371#define SAI2_BASE (APB2PERIPH_BASE + 0x5C00UL)
1372#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL)
1373#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL)
1374#define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL)
1375#define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL)
1376#define LTDC_BASE (APB2PERIPH_BASE + 0x6800UL)
1377#define LTDC_Layer1_BASE (LTDC_BASE + 0x0084UL)
1378#define LTDC_Layer2_BASE (LTDC_BASE + 0x0104UL)
1379#define DFSDM1_BASE (APB2PERIPH_BASE + 0x7400UL)
1380#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)
1381#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)
1382#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)
1383#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)
1384#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL)
1385#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL)
1386#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL)
1387#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL)
1388#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)
1389#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)
1390#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL)
1391#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL)
1392#define MDIOS_BASE (APB2PERIPH_BASE + 0x7800UL)
1394#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
1395#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
1396#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
1397#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
1398#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)
1399#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)
1400#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)
1401#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
1402#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)
1403#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)
1404#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800UL)
1405#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
1406#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)
1407#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)
1408#define UID_BASE 0x1FF0F420UL
1409#define FLASHSIZE_BASE 0x1FF0F442UL
1410#define PACKAGE_BASE 0x1FF0F7E0UL
1411/* Legacy define */
1412#define PACKAGESIZE_BASE PACKAGE_BASE
1413
1414#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)
1415#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
1416#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
1417#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
1418#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
1419#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
1420#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
1421#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
1422#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
1423#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)
1424#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
1425#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
1426#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
1427#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
1428#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
1429#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
1430#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
1431#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
1432#define ETH_BASE (AHB1PERIPH_BASE + 0x8000UL)
1433#define ETH_MAC_BASE (ETH_BASE)
1434#define ETH_MMC_BASE (ETH_BASE + 0x0100UL)
1435#define ETH_PTP_BASE (ETH_BASE + 0x0700UL)
1436#define ETH_DMA_BASE (ETH_BASE + 0x1000UL)
1437#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)
1439#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)
1440#define JPEG_BASE (AHB2PERIPH_BASE + 0x51000UL)
1441#define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)
1443#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)
1444#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)
1445#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)
1446#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)
1447
1448/* Debug MCU registers base address */
1449#define DBGMCU_BASE 0xE0042000UL
1450
1452#define USB_OTG_HS_PERIPH_BASE 0x40040000UL
1453#define USB_OTG_FS_PERIPH_BASE 0x50000000UL
1454
1455#define USB_OTG_GLOBAL_BASE 0x0000UL
1456#define USB_OTG_DEVICE_BASE 0x0800UL
1457#define USB_OTG_IN_ENDPOINT_BASE 0x0900UL
1458#define USB_OTG_OUT_ENDPOINT_BASE 0x0B00UL
1459#define USB_OTG_EP_REG_SIZE 0x0020UL
1460#define USB_OTG_HOST_BASE 0x0400UL
1461#define USB_OTG_HOST_PORT_BASE 0x0440UL
1462#define USB_OTG_HOST_CHANNEL_BASE 0x0500UL
1463#define USB_OTG_HOST_CHANNEL_SIZE 0x0020UL
1464#define USB_OTG_PCGCCTL_BASE 0x0E00UL
1465#define USB_OTG_FIFO_BASE 0x1000UL
1466#define USB_OTG_FIFO_SIZE 0x1000UL
1467
1475#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1476#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1477#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1478#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1479#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1480#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1481#define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1482#define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1483#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1484#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
1485#define RTC ((RTC_TypeDef *) RTC_BASE)
1486#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1487#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1488#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1489#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1490#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
1491#define USART2 ((USART_TypeDef *) USART2_BASE)
1492#define USART3 ((USART_TypeDef *) USART3_BASE)
1493#define UART4 ((USART_TypeDef *) UART4_BASE)
1494#define UART5 ((USART_TypeDef *) UART5_BASE)
1495#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1496#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1497#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1498#define I2C4 ((I2C_TypeDef *) I2C4_BASE)
1499#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1500#define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1501#define CEC ((CEC_TypeDef *) CEC_BASE)
1502#define PWR ((PWR_TypeDef *) PWR_BASE)
1503#define DAC1 ((DAC_TypeDef *) DAC_BASE)
1504#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
1505#define UART7 ((USART_TypeDef *) UART7_BASE)
1506#define UART8 ((USART_TypeDef *) UART8_BASE)
1507#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1508#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1509#define USART1 ((USART_TypeDef *) USART1_BASE)
1510#define USART6 ((USART_TypeDef *) USART6_BASE)
1511#define ADC ((ADC_Common_TypeDef *) ADC_BASE)
1512#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1513#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1514#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
1515#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC_BASE)
1516#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)
1517#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1518#define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1519#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1520#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1521#define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1522#define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1523#define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1524#define SPI5 ((SPI_TypeDef *) SPI5_BASE)
1525#define SPI6 ((SPI_TypeDef *) SPI6_BASE)
1526#define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1527#define SAI2 ((SAI_TypeDef *) SAI2_BASE)
1528#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1529#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1530#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)
1531#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)
1532#define LTDC ((LTDC_TypeDef *)LTDC_BASE)
1533#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
1534#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
1535#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1536#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1537#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1538#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1539#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1540#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1541#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1542#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1543#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
1544#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
1545#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
1546#define CRC ((CRC_TypeDef *) CRC_BASE)
1547#define RCC ((RCC_TypeDef *) RCC_BASE)
1548#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1549#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1550#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1551#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1552#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1553#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1554#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1555#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1556#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1557#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1558#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1559#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1560#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1561#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1562#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1563#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1564#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1565#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1566#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1567#define ETH ((ETH_TypeDef *) ETH_BASE)
1568#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)
1569#define DCMI ((DCMI_TypeDef *) DCMI_BASE)
1570#define RNG ((RNG_TypeDef *) RNG_BASE)
1571#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
1572#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
1573#define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
1574#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
1575#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
1576#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1577#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1578#define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
1579#define CAN3 ((CAN_TypeDef *) CAN3_BASE)
1580#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)
1581#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE)
1582#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
1583#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
1584#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
1585#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
1586#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)
1587#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)
1588#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)
1589#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)
1590#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
1591#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
1592#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)
1593#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)
1594#define JPEG ((JPEG_TypeDef *) JPEG_BASE)
1595
1608/******************************************************************************/
1609/* Peripheral Registers_Bits_Definition */
1610/******************************************************************************/
1611
1612/******************************************************************************/
1613/* */
1614/* Analog to Digital Converter */
1615/* */
1616/******************************************************************************/
1617#define VREFINT_CAL_ADDR_CMSIS ((uint16_t*) (0x1FF0F44A))
1618#define TEMPSENSOR_CAL1_ADDR_CMSIS ((uint16_t*) (0x1FF0F44C))
1619#define TEMPSENSOR_CAL2_ADDR_CMSIS ((uint16_t*) (0x1FF0F44E))
1621/******************** Bit definition for ADC_SR register ********************/
1622#define ADC_SR_AWD_Pos (0U)
1623#define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)
1624#define ADC_SR_AWD ADC_SR_AWD_Msk
1625#define ADC_SR_EOC_Pos (1U)
1626#define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)
1627#define ADC_SR_EOC ADC_SR_EOC_Msk
1628#define ADC_SR_JEOC_Pos (2U)
1629#define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)
1630#define ADC_SR_JEOC ADC_SR_JEOC_Msk
1631#define ADC_SR_JSTRT_Pos (3U)
1632#define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)
1633#define ADC_SR_JSTRT ADC_SR_JSTRT_Msk
1634#define ADC_SR_STRT_Pos (4U)
1635#define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)
1636#define ADC_SR_STRT ADC_SR_STRT_Msk
1637#define ADC_SR_OVR_Pos (5U)
1638#define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)
1639#define ADC_SR_OVR ADC_SR_OVR_Msk
1641/******************* Bit definition for ADC_CR1 register ********************/
1642#define ADC_CR1_AWDCH_Pos (0U)
1643#define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)
1644#define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk
1645#define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)
1646#define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)
1647#define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)
1648#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)
1649#define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)
1650#define ADC_CR1_EOCIE_Pos (5U)
1651#define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)
1652#define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk
1653#define ADC_CR1_AWDIE_Pos (6U)
1654#define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)
1655#define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk
1656#define ADC_CR1_JEOCIE_Pos (7U)
1657#define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)
1658#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk
1659#define ADC_CR1_SCAN_Pos (8U)
1660#define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)
1661#define ADC_CR1_SCAN ADC_CR1_SCAN_Msk
1662#define ADC_CR1_AWDSGL_Pos (9U)
1663#define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)
1664#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk
1665#define ADC_CR1_JAUTO_Pos (10U)
1666#define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)
1667#define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk
1668#define ADC_CR1_DISCEN_Pos (11U)
1669#define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)
1670#define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk
1671#define ADC_CR1_JDISCEN_Pos (12U)
1672#define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)
1673#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk
1674#define ADC_CR1_DISCNUM_Pos (13U)
1675#define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)
1676#define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk
1677#define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)
1678#define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)
1679#define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)
1680#define ADC_CR1_JAWDEN_Pos (22U)
1681#define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)
1682#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk
1683#define ADC_CR1_AWDEN_Pos (23U)
1684#define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)
1685#define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk
1686#define ADC_CR1_RES_Pos (24U)
1687#define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)
1688#define ADC_CR1_RES ADC_CR1_RES_Msk
1689#define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)
1690#define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)
1691#define ADC_CR1_OVRIE_Pos (26U)
1692#define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)
1693#define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk
1695/******************* Bit definition for ADC_CR2 register ********************/
1696#define ADC_CR2_ADON_Pos (0U)
1697#define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)
1698#define ADC_CR2_ADON ADC_CR2_ADON_Msk
1699#define ADC_CR2_CONT_Pos (1U)
1700#define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)
1701#define ADC_CR2_CONT ADC_CR2_CONT_Msk
1702#define ADC_CR2_DMA_Pos (8U)
1703#define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)
1704#define ADC_CR2_DMA ADC_CR2_DMA_Msk
1705#define ADC_CR2_DDS_Pos (9U)
1706#define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)
1707#define ADC_CR2_DDS ADC_CR2_DDS_Msk
1708#define ADC_CR2_EOCS_Pos (10U)
1709#define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)
1710#define ADC_CR2_EOCS ADC_CR2_EOCS_Msk
1711#define ADC_CR2_ALIGN_Pos (11U)
1712#define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)
1713#define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk
1714#define ADC_CR2_JEXTSEL_Pos (16U)
1715#define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)
1716#define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk
1717#define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)
1718#define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)
1719#define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)
1720#define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)
1721#define ADC_CR2_JEXTEN_Pos (20U)
1722#define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)
1723#define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk
1724#define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos)
1725#define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos)
1726#define ADC_CR2_JSWSTART_Pos (22U)
1727#define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)
1728#define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk
1729#define ADC_CR2_EXTSEL_Pos (24U)
1730#define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos)
1731#define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk
1732#define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)
1733#define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)
1734#define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)
1735#define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos)
1736#define ADC_CR2_EXTEN_Pos (28U)
1737#define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos)
1738#define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk
1739#define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos)
1740#define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos)
1741#define ADC_CR2_SWSTART_Pos (30U)
1742#define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)
1743#define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk
1745/****************** Bit definition for ADC_SMPR1 register *******************/
1746#define ADC_SMPR1_SMP10_Pos (0U)
1747#define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)
1748#define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk
1749#define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)
1750#define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)
1751#define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)
1752#define ADC_SMPR1_SMP11_Pos (3U)
1753#define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)
1754#define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk
1755#define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)
1756#define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)
1757#define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)
1758#define ADC_SMPR1_SMP12_Pos (6U)
1759#define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)
1760#define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk
1761#define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)
1762#define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)
1763#define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)
1764#define ADC_SMPR1_SMP13_Pos (9U)
1765#define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)
1766#define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk
1767#define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)
1768#define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)
1769#define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)
1770#define ADC_SMPR1_SMP14_Pos (12U)
1771#define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)
1772#define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk
1773#define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)
1774#define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)
1775#define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)
1776#define ADC_SMPR1_SMP15_Pos (15U)
1777#define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)
1778#define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk
1779#define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)
1780#define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)
1781#define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)
1782#define ADC_SMPR1_SMP16_Pos (18U)
1783#define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)
1784#define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk
1785#define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)
1786#define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)
1787#define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)
1788#define ADC_SMPR1_SMP17_Pos (21U)
1789#define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)
1790#define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk
1791#define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)
1792#define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)
1793#define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)
1794#define ADC_SMPR1_SMP18_Pos (24U)
1795#define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos)
1796#define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk
1797#define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos)
1798#define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos)
1799#define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos)
1801/****************** Bit definition for ADC_SMPR2 register *******************/
1802#define ADC_SMPR2_SMP0_Pos (0U)
1803#define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)
1804#define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk
1805#define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)
1806#define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)
1807#define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)
1808#define ADC_SMPR2_SMP1_Pos (3U)
1809#define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)
1810#define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk
1811#define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)
1812#define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)
1813#define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)
1814#define ADC_SMPR2_SMP2_Pos (6U)
1815#define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)
1816#define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk
1817#define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)
1818#define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)
1819#define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)
1820#define ADC_SMPR2_SMP3_Pos (9U)
1821#define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)
1822#define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk
1823#define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)
1824#define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)
1825#define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)
1826#define ADC_SMPR2_SMP4_Pos (12U)
1827#define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)
1828#define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk
1829#define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)
1830#define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)
1831#define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)
1832#define ADC_SMPR2_SMP5_Pos (15U)
1833#define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)
1834#define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk
1835#define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)
1836#define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)
1837#define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)
1838#define ADC_SMPR2_SMP6_Pos (18U)
1839#define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)
1840#define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk
1841#define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)
1842#define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)
1843#define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)
1844#define ADC_SMPR2_SMP7_Pos (21U)
1845#define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)
1846#define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk
1847#define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)
1848#define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)
1849#define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)
1850#define ADC_SMPR2_SMP8_Pos (24U)
1851#define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)
1852#define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk
1853#define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)
1854#define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)
1855#define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)
1856#define ADC_SMPR2_SMP9_Pos (27U)
1857#define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)
1858#define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk
1859#define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)
1860#define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)
1861#define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)
1863/****************** Bit definition for ADC_JOFR1 register *******************/
1864#define ADC_JOFR1_JOFFSET1_Pos (0U)
1865#define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)
1866#define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk
1868/****************** Bit definition for ADC_JOFR2 register *******************/
1869#define ADC_JOFR2_JOFFSET2_Pos (0U)
1870#define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)
1871#define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk
1873/****************** Bit definition for ADC_JOFR3 register *******************/
1874#define ADC_JOFR3_JOFFSET3_Pos (0U)
1875#define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)
1876#define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk
1878/****************** Bit definition for ADC_JOFR4 register *******************/
1879#define ADC_JOFR4_JOFFSET4_Pos (0U)
1880#define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)
1881#define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk
1883/******************* Bit definition for ADC_HTR register ********************/
1884#define ADC_HTR_HT_Pos (0U)
1885#define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)
1886#define ADC_HTR_HT ADC_HTR_HT_Msk
1888/******************* Bit definition for ADC_LTR register ********************/
1889#define ADC_LTR_LT_Pos (0U)
1890#define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)
1891#define ADC_LTR_LT ADC_LTR_LT_Msk
1893/******************* Bit definition for ADC_SQR1 register *******************/
1894#define ADC_SQR1_SQ13_Pos (0U)
1895#define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)
1896#define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk
1897#define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)
1898#define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)
1899#define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)
1900#define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)
1901#define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)
1902#define ADC_SQR1_SQ14_Pos (5U)
1903#define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)
1904#define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk
1905#define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)
1906#define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)
1907#define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)
1908#define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)
1909#define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)
1910#define ADC_SQR1_SQ15_Pos (10U)
1911#define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)
1912#define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk
1913#define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)
1914#define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)
1915#define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)
1916#define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)
1917#define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)
1918#define ADC_SQR1_SQ16_Pos (15U)
1919#define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)
1920#define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk
1921#define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)
1922#define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)
1923#define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)
1924#define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)
1925#define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)
1926#define ADC_SQR1_L_Pos (20U)
1927#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
1928#define ADC_SQR1_L ADC_SQR1_L_Msk
1929#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
1930#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
1931#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
1932#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
1934/******************* Bit definition for ADC_SQR2 register *******************/
1935#define ADC_SQR2_SQ7_Pos (0U)
1936#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
1937#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
1938#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
1939#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
1940#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
1941#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
1942#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
1943#define ADC_SQR2_SQ8_Pos (5U)
1944#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
1945#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
1946#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
1947#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
1948#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
1949#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
1950#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
1951#define ADC_SQR2_SQ9_Pos (10U)
1952#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
1953#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
1954#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
1955#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
1956#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
1957#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
1958#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
1959#define ADC_SQR2_SQ10_Pos (15U)
1960#define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)
1961#define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk
1962#define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)
1963#define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)
1964#define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)
1965#define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)
1966#define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)
1967#define ADC_SQR2_SQ11_Pos (20U)
1968#define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)
1969#define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk
1970#define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)
1971#define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)
1972#define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)
1973#define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)
1974#define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)
1975#define ADC_SQR2_SQ12_Pos (25U)
1976#define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)
1977#define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk
1978#define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)
1979#define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)
1980#define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)
1981#define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)
1982#define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)
1984/******************* Bit definition for ADC_SQR3 register *******************/
1985#define ADC_SQR3_SQ1_Pos (0U)
1986#define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)
1987#define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk
1988#define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)
1989#define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)
1990#define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)
1991#define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)
1992#define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)
1993#define ADC_SQR3_SQ2_Pos (5U)
1994#define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)
1995#define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk
1996#define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)
1997#define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)
1998#define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)
1999#define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)
2000#define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)
2001#define ADC_SQR3_SQ3_Pos (10U)
2002#define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)
2003#define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk
2004#define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)
2005#define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)
2006#define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)
2007#define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)
2008#define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)
2009#define ADC_SQR3_SQ4_Pos (15U)
2010#define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)
2011#define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk
2012#define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)
2013#define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)
2014#define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)
2015#define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)
2016#define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)
2017#define ADC_SQR3_SQ5_Pos (20U)
2018#define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)
2019#define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk
2020#define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)
2021#define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)
2022#define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)
2023#define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)
2024#define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)
2025#define ADC_SQR3_SQ6_Pos (25U)
2026#define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)
2027#define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk
2028#define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)
2029#define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)
2030#define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)
2031#define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)
2032#define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)
2034/******************* Bit definition for ADC_JSQR register *******************/
2035#define ADC_JSQR_JSQ1_Pos (0U)
2036#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
2037#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
2038#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
2039#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
2040#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
2041#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
2042#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
2043#define ADC_JSQR_JSQ2_Pos (5U)
2044#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
2045#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
2046#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
2047#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
2048#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
2049#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
2050#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
2051#define ADC_JSQR_JSQ3_Pos (10U)
2052#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
2053#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
2054#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
2055#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
2056#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
2057#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
2058#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
2059#define ADC_JSQR_JSQ4_Pos (15U)
2060#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
2061#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
2062#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
2063#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
2064#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
2065#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
2066#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
2067#define ADC_JSQR_JL_Pos (20U)
2068#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
2069#define ADC_JSQR_JL ADC_JSQR_JL_Msk
2070#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
2071#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
2073/******************* Bit definition for ADC_JDR1 register *******************/
2074#define ADC_JDR1_JDATA ((uint16_t)0xFFFFU)
2076/******************* Bit definition for ADC_JDR2 register *******************/
2077#define ADC_JDR2_JDATA ((uint16_t)0xFFFFU)
2079/******************* Bit definition for ADC_JDR3 register *******************/
2080#define ADC_JDR3_JDATA ((uint16_t)0xFFFFU)
2082/******************* Bit definition for ADC_JDR4 register *******************/
2083#define ADC_JDR4_JDATA ((uint16_t)0xFFFFU)
2085/******************** Bit definition for ADC_DR register ********************/
2086#define ADC_DR_DATA_Pos (0U)
2087#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)
2088#define ADC_DR_DATA ADC_DR_DATA_Msk
2089#define ADC_DR_ADC2DATA_Pos (16U)
2090#define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)
2091#define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk
2093/******************* Bit definition for ADC_CSR register ********************/
2094#define ADC_CSR_AWD1_Pos (0U)
2095#define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos)
2096#define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk
2097#define ADC_CSR_EOC1_Pos (1U)
2098#define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos)
2099#define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk
2100#define ADC_CSR_JEOC1_Pos (2U)
2101#define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos)
2102#define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk
2103#define ADC_CSR_JSTRT1_Pos (3U)
2104#define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos)
2105#define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk
2106#define ADC_CSR_STRT1_Pos (4U)
2107#define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos)
2108#define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk
2109#define ADC_CSR_OVR1_Pos (5U)
2110#define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos)
2111#define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk
2112#define ADC_CSR_AWD2_Pos (8U)
2113#define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos)
2114#define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk
2115#define ADC_CSR_EOC2_Pos (9U)
2116#define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos)
2117#define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk
2118#define ADC_CSR_JEOC2_Pos (10U)
2119#define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos)
2120#define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk
2121#define ADC_CSR_JSTRT2_Pos (11U)
2122#define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos)
2123#define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk
2124#define ADC_CSR_STRT2_Pos (12U)
2125#define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos)
2126#define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk
2127#define ADC_CSR_OVR2_Pos (13U)
2128#define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos)
2129#define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk
2130#define ADC_CSR_AWD3_Pos (16U)
2131#define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos)
2132#define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk
2133#define ADC_CSR_EOC3_Pos (17U)
2134#define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos)
2135#define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk
2136#define ADC_CSR_JEOC3_Pos (18U)
2137#define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos)
2138#define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk
2139#define ADC_CSR_JSTRT3_Pos (19U)
2140#define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos)
2141#define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk
2142#define ADC_CSR_STRT3_Pos (20U)
2143#define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos)
2144#define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk
2145#define ADC_CSR_OVR3_Pos (21U)
2146#define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos)
2147#define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk
2149/* Legacy defines */
2150#define ADC_CSR_DOVR1 ADC_CSR_OVR1
2151#define ADC_CSR_DOVR2 ADC_CSR_OVR2
2152#define ADC_CSR_DOVR3 ADC_CSR_OVR3
2153
2154
2155/******************* Bit definition for ADC_CCR register ********************/
2156#define ADC_CCR_MULTI_Pos (0U)
2157#define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos)
2158#define ADC_CCR_MULTI ADC_CCR_MULTI_Msk
2159#define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos)
2160#define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos)
2161#define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos)
2162#define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos)
2163#define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos)
2164#define ADC_CCR_DELAY_Pos (8U)
2165#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)
2166#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk
2167#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)
2168#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)
2169#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)
2170#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)
2171#define ADC_CCR_DDS_Pos (13U)
2172#define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos)
2173#define ADC_CCR_DDS ADC_CCR_DDS_Msk
2174#define ADC_CCR_DMA_Pos (14U)
2175#define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos)
2176#define ADC_CCR_DMA ADC_CCR_DMA_Msk
2177#define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos)
2178#define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos)
2179#define ADC_CCR_ADCPRE_Pos (16U)
2180#define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos)
2181#define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk
2182#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)
2183#define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos)
2184#define ADC_CCR_VBATE_Pos (22U)
2185#define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos)
2186#define ADC_CCR_VBATE ADC_CCR_VBATE_Msk
2187#define ADC_CCR_TSVREFE_Pos (23U)
2188#define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos)
2189#define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk
2191/******************* Bit definition for ADC_CDR register ********************/
2192#define ADC_CDR_DATA1_Pos (0U)
2193#define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos)
2194#define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk
2195#define ADC_CDR_DATA2_Pos (16U)
2196#define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos)
2197#define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk
2199/* Legacy defines */
2200#define ADC_CDR_RDATA_MST ADC_CDR_DATA1
2201#define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
2202
2203/******************************************************************************/
2204/* */
2205/* Controller Area Network */
2206/* */
2207/******************************************************************************/
2209/******************* Bit definition for CAN_MCR register ********************/
2210#define CAN_MCR_INRQ_Pos (0U)
2211#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)
2212#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk
2213#define CAN_MCR_SLEEP_Pos (1U)
2214#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)
2215#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk
2216#define CAN_MCR_TXFP_Pos (2U)
2217#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)
2218#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk
2219#define CAN_MCR_RFLM_Pos (3U)
2220#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)
2221#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk
2222#define CAN_MCR_NART_Pos (4U)
2223#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)
2224#define CAN_MCR_NART CAN_MCR_NART_Msk
2225#define CAN_MCR_AWUM_Pos (5U)
2226#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)
2227#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk
2228#define CAN_MCR_ABOM_Pos (6U)
2229#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)
2230#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk
2231#define CAN_MCR_TTCM_Pos (7U)
2232#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)
2233#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk
2234#define CAN_MCR_RESET_Pos (15U)
2235#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)
2236#define CAN_MCR_RESET CAN_MCR_RESET_Msk
2238/******************* Bit definition for CAN_MSR register ********************/
2239#define CAN_MSR_INAK_Pos (0U)
2240#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)
2241#define CAN_MSR_INAK CAN_MSR_INAK_Msk
2242#define CAN_MSR_SLAK_Pos (1U)
2243#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)
2244#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk
2245#define CAN_MSR_ERRI_Pos (2U)
2246#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)
2247#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk
2248#define CAN_MSR_WKUI_Pos (3U)
2249#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)
2250#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk
2251#define CAN_MSR_SLAKI_Pos (4U)
2252#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)
2253#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk
2254#define CAN_MSR_TXM_Pos (8U)
2255#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)
2256#define CAN_MSR_TXM CAN_MSR_TXM_Msk
2257#define CAN_MSR_RXM_Pos (9U)
2258#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)
2259#define CAN_MSR_RXM CAN_MSR_RXM_Msk
2260#define CAN_MSR_SAMP_Pos (10U)
2261#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)
2262#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk
2263#define CAN_MSR_RX_Pos (11U)
2264#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)
2265#define CAN_MSR_RX CAN_MSR_RX_Msk
2267/******************* Bit definition for CAN_TSR register ********************/
2268#define CAN_TSR_RQCP0_Pos (0U)
2269#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)
2270#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk
2271#define CAN_TSR_TXOK0_Pos (1U)
2272#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)
2273#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk
2274#define CAN_TSR_ALST0_Pos (2U)
2275#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)
2276#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk
2277#define CAN_TSR_TERR0_Pos (3U)
2278#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)
2279#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk
2280#define CAN_TSR_ABRQ0_Pos (7U)
2281#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)
2282#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk
2283#define CAN_TSR_RQCP1_Pos (8U)
2284#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)
2285#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk
2286#define CAN_TSR_TXOK1_Pos (9U)
2287#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)
2288#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk
2289#define CAN_TSR_ALST1_Pos (10U)
2290#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)
2291#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk
2292#define CAN_TSR_TERR1_Pos (11U)
2293#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)
2294#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk
2295#define CAN_TSR_ABRQ1_Pos (15U)
2296#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)
2297#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk
2298#define CAN_TSR_RQCP2_Pos (16U)
2299#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)
2300#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk
2301#define CAN_TSR_TXOK2_Pos (17U)
2302#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)
2303#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk
2304#define CAN_TSR_ALST2_Pos (18U)
2305#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)
2306#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk
2307#define CAN_TSR_TERR2_Pos (19U)
2308#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)
2309#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk
2310#define CAN_TSR_ABRQ2_Pos (23U)
2311#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)
2312#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk
2313#define CAN_TSR_CODE_Pos (24U)
2314#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)
2315#define CAN_TSR_CODE CAN_TSR_CODE_Msk
2317#define CAN_TSR_TME_Pos (26U)
2318#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)
2319#define CAN_TSR_TME CAN_TSR_TME_Msk
2320#define CAN_TSR_TME0_Pos (26U)
2321#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)
2322#define CAN_TSR_TME0 CAN_TSR_TME0_Msk
2323#define CAN_TSR_TME1_Pos (27U)
2324#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)
2325#define CAN_TSR_TME1 CAN_TSR_TME1_Msk
2326#define CAN_TSR_TME2_Pos (28U)
2327#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)
2328#define CAN_TSR_TME2 CAN_TSR_TME2_Msk
2330#define CAN_TSR_LOW_Pos (29U)
2331#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)
2332#define CAN_TSR_LOW CAN_TSR_LOW_Msk
2333#define CAN_TSR_LOW0_Pos (29U)
2334#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)
2335#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk
2336#define CAN_TSR_LOW1_Pos (30U)
2337#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)
2338#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk
2339#define CAN_TSR_LOW2_Pos (31U)
2340#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)
2341#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk
2343/******************* Bit definition for CAN_RF0R register *******************/
2344#define CAN_RF0R_FMP0_Pos (0U)
2345#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)
2346#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk
2347#define CAN_RF0R_FULL0_Pos (3U)
2348#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)
2349#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk
2350#define CAN_RF0R_FOVR0_Pos (4U)
2351#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)
2352#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk
2353#define CAN_RF0R_RFOM0_Pos (5U)
2354#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)
2355#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk
2357/******************* Bit definition for CAN_RF1R register *******************/
2358#define CAN_RF1R_FMP1_Pos (0U)
2359#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)
2360#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk
2361#define CAN_RF1R_FULL1_Pos (3U)
2362#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)
2363#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk
2364#define CAN_RF1R_FOVR1_Pos (4U)
2365#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)
2366#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk
2367#define CAN_RF1R_RFOM1_Pos (5U)
2368#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)
2369#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk
2371/******************** Bit definition for CAN_IER register *******************/
2372#define CAN_IER_TMEIE_Pos (0U)
2373#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)
2374#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk
2375#define CAN_IER_FMPIE0_Pos (1U)
2376#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)
2377#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk
2378#define CAN_IER_FFIE0_Pos (2U)
2379#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)
2380#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk
2381#define CAN_IER_FOVIE0_Pos (3U)
2382#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)
2383#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk
2384#define CAN_IER_FMPIE1_Pos (4U)
2385#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)
2386#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk
2387#define CAN_IER_FFIE1_Pos (5U)
2388#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)
2389#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk
2390#define CAN_IER_FOVIE1_Pos (6U)
2391#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)
2392#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk
2393#define CAN_IER_EWGIE_Pos (8U)
2394#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)
2395#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk
2396#define CAN_IER_EPVIE_Pos (9U)
2397#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)
2398#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk
2399#define CAN_IER_BOFIE_Pos (10U)
2400#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)
2401#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk
2402#define CAN_IER_LECIE_Pos (11U)
2403#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)
2404#define CAN_IER_LECIE CAN_IER_LECIE_Msk
2405#define CAN_IER_ERRIE_Pos (15U)
2406#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)
2407#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk
2408#define CAN_IER_WKUIE_Pos (16U)
2409#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)
2410#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk
2411#define CAN_IER_SLKIE_Pos (17U)
2412#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)
2413#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk
2415/******************** Bit definition for CAN_ESR register *******************/
2416#define CAN_ESR_EWGF_Pos (0U)
2417#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)
2418#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk
2419#define CAN_ESR_EPVF_Pos (1U)
2420#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)
2421#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk
2422#define CAN_ESR_BOFF_Pos (2U)
2423#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)
2424#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk
2426#define CAN_ESR_LEC_Pos (4U)
2427#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)
2428#define CAN_ESR_LEC CAN_ESR_LEC_Msk
2429#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)
2430#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)
2431#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)
2433#define CAN_ESR_TEC_Pos (16U)
2434#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)
2435#define CAN_ESR_TEC CAN_ESR_TEC_Msk
2436#define CAN_ESR_REC_Pos (24U)
2437#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)
2438#define CAN_ESR_REC CAN_ESR_REC_Msk
2440/******************* Bit definition for CAN_BTR register ********************/
2441#define CAN_BTR_BRP_Pos (0U)
2442#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)
2443#define CAN_BTR_BRP CAN_BTR_BRP_Msk
2444#define CAN_BTR_TS1_Pos (16U)
2445#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)
2446#define CAN_BTR_TS1 CAN_BTR_TS1_Msk
2447#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)
2448#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)
2449#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)
2450#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)
2451#define CAN_BTR_TS2_Pos (20U)
2452#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)
2453#define CAN_BTR_TS2 CAN_BTR_TS2_Msk
2454#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)
2455#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)
2456#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)
2457#define CAN_BTR_SJW_Pos (24U)
2458#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)
2459#define CAN_BTR_SJW CAN_BTR_SJW_Msk
2460#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)
2461#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)
2462#define CAN_BTR_LBKM_Pos (30U)
2463#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)
2464#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk
2465#define CAN_BTR_SILM_Pos (31U)
2466#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)
2467#define CAN_BTR_SILM CAN_BTR_SILM_Msk
2470/****************** Bit definition for CAN_TI0R register ********************/
2471#define CAN_TI0R_TXRQ_Pos (0U)
2472#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)
2473#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk
2474#define CAN_TI0R_RTR_Pos (1U)
2475#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)
2476#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk
2477#define CAN_TI0R_IDE_Pos (2U)
2478#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)
2479#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk
2480#define CAN_TI0R_EXID_Pos (3U)
2481#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)
2482#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk
2483#define CAN_TI0R_STID_Pos (21U)
2484#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)
2485#define CAN_TI0R_STID CAN_TI0R_STID_Msk
2487/****************** Bit definition for CAN_TDT0R register *******************/
2488#define CAN_TDT0R_DLC_Pos (0U)
2489#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)
2490#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk
2491#define CAN_TDT0R_TGT_Pos (8U)
2492#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)
2493#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk
2494#define CAN_TDT0R_TIME_Pos (16U)
2495#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)
2496#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk
2498/****************** Bit definition for CAN_TDL0R register *******************/
2499#define CAN_TDL0R_DATA0_Pos (0U)
2500#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)
2501#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk
2502#define CAN_TDL0R_DATA1_Pos (8U)
2503#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)
2504#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk
2505#define CAN_TDL0R_DATA2_Pos (16U)
2506#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)
2507#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk
2508#define CAN_TDL0R_DATA3_Pos (24U)
2509#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)
2510#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk
2512/****************** Bit definition for CAN_TDH0R register *******************/
2513#define CAN_TDH0R_DATA4_Pos (0U)
2514#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)
2515#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk
2516#define CAN_TDH0R_DATA5_Pos (8U)
2517#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)
2518#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk
2519#define CAN_TDH0R_DATA6_Pos (16U)
2520#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)
2521#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk
2522#define CAN_TDH0R_DATA7_Pos (24U)
2523#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)
2524#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk
2526/******************* Bit definition for CAN_TI1R register *******************/
2527#define CAN_TI1R_TXRQ_Pos (0U)
2528#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)
2529#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk
2530#define CAN_TI1R_RTR_Pos (1U)
2531#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)
2532#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk
2533#define CAN_TI1R_IDE_Pos (2U)
2534#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)
2535#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk
2536#define CAN_TI1R_EXID_Pos (3U)
2537#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)
2538#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk
2539#define CAN_TI1R_STID_Pos (21U)
2540#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)
2541#define CAN_TI1R_STID CAN_TI1R_STID_Msk
2543/******************* Bit definition for CAN_TDT1R register ******************/
2544#define CAN_TDT1R_DLC_Pos (0U)
2545#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)
2546#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk
2547#define CAN_TDT1R_TGT_Pos (8U)
2548#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)
2549#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk
2550#define CAN_TDT1R_TIME_Pos (16U)
2551#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)
2552#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk
2554/******************* Bit definition for CAN_TDL1R register ******************/
2555#define CAN_TDL1R_DATA0_Pos (0U)
2556#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)
2557#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk
2558#define CAN_TDL1R_DATA1_Pos (8U)
2559#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)
2560#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk
2561#define CAN_TDL1R_DATA2_Pos (16U)
2562#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)
2563#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk
2564#define CAN_TDL1R_DATA3_Pos (24U)
2565#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)
2566#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk
2568/******************* Bit definition for CAN_TDH1R register ******************/
2569#define CAN_TDH1R_DATA4_Pos (0U)
2570#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)
2571#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk
2572#define CAN_TDH1R_DATA5_Pos (8U)
2573#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)
2574#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk
2575#define CAN_TDH1R_DATA6_Pos (16U)
2576#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)
2577#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk
2578#define CAN_TDH1R_DATA7_Pos (24U)
2579#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)
2580#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk
2582/******************* Bit definition for CAN_TI2R register *******************/
2583#define CAN_TI2R_TXRQ_Pos (0U)
2584#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)
2585#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk
2586#define CAN_TI2R_RTR_Pos (1U)
2587#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)
2588#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk
2589#define CAN_TI2R_IDE_Pos (2U)
2590#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)
2591#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk
2592#define CAN_TI2R_EXID_Pos (3U)
2593#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)
2594#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk
2595#define CAN_TI2R_STID_Pos (21U)
2596#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)
2597#define CAN_TI2R_STID CAN_TI2R_STID_Msk
2599/******************* Bit definition for CAN_TDT2R register ******************/
2600#define CAN_TDT2R_DLC_Pos (0U)
2601#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)
2602#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk
2603#define CAN_TDT2R_TGT_Pos (8U)
2604#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)
2605#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk
2606#define CAN_TDT2R_TIME_Pos (16U)
2607#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)
2608#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk
2610/******************* Bit definition for CAN_TDL2R register ******************/
2611#define CAN_TDL2R_DATA0_Pos (0U)
2612#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)
2613#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk
2614#define CAN_TDL2R_DATA1_Pos (8U)
2615#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)
2616#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk
2617#define CAN_TDL2R_DATA2_Pos (16U)
2618#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)
2619#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk
2620#define CAN_TDL2R_DATA3_Pos (24U)
2621#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)
2622#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk
2624/******************* Bit definition for CAN_TDH2R register ******************/
2625#define CAN_TDH2R_DATA4_Pos (0U)
2626#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)
2627#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk
2628#define CAN_TDH2R_DATA5_Pos (8U)
2629#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)
2630#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk
2631#define CAN_TDH2R_DATA6_Pos (16U)
2632#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)
2633#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk
2634#define CAN_TDH2R_DATA7_Pos (24U)
2635#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)
2636#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk
2638/******************* Bit definition for CAN_RI0R register *******************/
2639#define CAN_RI0R_RTR_Pos (1U)
2640#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)
2641#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk
2642#define CAN_RI0R_IDE_Pos (2U)
2643#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)
2644#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk
2645#define CAN_RI0R_EXID_Pos (3U)
2646#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)
2647#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk
2648#define CAN_RI0R_STID_Pos (21U)
2649#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)
2650#define CAN_RI0R_STID CAN_RI0R_STID_Msk
2652/******************* Bit definition for CAN_RDT0R register ******************/
2653#define CAN_RDT0R_DLC_Pos (0U)
2654#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)
2655#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk
2656#define CAN_RDT0R_FMI_Pos (8U)
2657#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)
2658#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk
2659#define CAN_RDT0R_TIME_Pos (16U)
2660#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)
2661#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk
2663/******************* Bit definition for CAN_RDL0R register ******************/
2664#define CAN_RDL0R_DATA0_Pos (0U)
2665#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)
2666#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk
2667#define CAN_RDL0R_DATA1_Pos (8U)
2668#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)
2669#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk
2670#define CAN_RDL0R_DATA2_Pos (16U)
2671#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)
2672#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk
2673#define CAN_RDL0R_DATA3_Pos (24U)
2674#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)
2675#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk
2677/******************* Bit definition for CAN_RDH0R register ******************/
2678#define CAN_RDH0R_DATA4_Pos (0U)
2679#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)
2680#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk
2681#define CAN_RDH0R_DATA5_Pos (8U)
2682#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)
2683#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk
2684#define CAN_RDH0R_DATA6_Pos (16U)
2685#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)
2686#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk
2687#define CAN_RDH0R_DATA7_Pos (24U)
2688#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)
2689#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk
2691/******************* Bit definition for CAN_RI1R register *******************/
2692#define CAN_RI1R_RTR_Pos (1U)
2693#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)
2694#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk
2695#define CAN_RI1R_IDE_Pos (2U)
2696#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)
2697#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk
2698#define CAN_RI1R_EXID_Pos (3U)
2699#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)
2700#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk
2701#define CAN_RI1R_STID_Pos (21U)
2702#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)
2703#define CAN_RI1R_STID CAN_RI1R_STID_Msk
2705/******************* Bit definition for CAN_RDT1R register ******************/
2706#define CAN_RDT1R_DLC_Pos (0U)
2707#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)
2708#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk
2709#define CAN_RDT1R_FMI_Pos (8U)
2710#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)
2711#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk
2712#define CAN_RDT1R_TIME_Pos (16U)
2713#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)
2714#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk
2716/******************* Bit definition for CAN_RDL1R register ******************/
2717#define CAN_RDL1R_DATA0_Pos (0U)
2718#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)
2719#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk
2720#define CAN_RDL1R_DATA1_Pos (8U)
2721#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)
2722#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk
2723#define CAN_RDL1R_DATA2_Pos (16U)
2724#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)
2725#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk
2726#define CAN_RDL1R_DATA3_Pos (24U)
2727#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)
2728#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk
2730/******************* Bit definition for CAN_RDH1R register ******************/
2731#define CAN_RDH1R_DATA4_Pos (0U)
2732#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)
2733#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk
2734#define CAN_RDH1R_DATA5_Pos (8U)
2735#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)
2736#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk
2737#define CAN_RDH1R_DATA6_Pos (16U)
2738#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)
2739#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk
2740#define CAN_RDH1R_DATA7_Pos (24U)
2741#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)
2742#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk
2745/******************* Bit definition for CAN_FMR register ********************/
2746#define CAN_FMR_FINIT ((uint8_t)0x01U)
2747#define CAN_FMR_CAN2SB_Pos (8U)
2748#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)
2749#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk
2751/******************* Bit definition for CAN_FM1R register *******************/
2752#define CAN_FM1R_FBM_Pos (0U)
2753#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)
2754#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk
2755#define CAN_FM1R_FBM0_Pos (0U)
2756#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)
2757#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk
2758#define CAN_FM1R_FBM1_Pos (1U)
2759#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)
2760#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk
2761#define CAN_FM1R_FBM2_Pos (2U)
2762#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)
2763#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk
2764#define CAN_FM1R_FBM3_Pos (3U)
2765#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)
2766#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk
2767#define CAN_FM1R_FBM4_Pos (4U)
2768#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)
2769#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk
2770#define CAN_FM1R_FBM5_Pos (5U)
2771#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)
2772#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk
2773#define CAN_FM1R_FBM6_Pos (6U)
2774#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)
2775#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk
2776#define CAN_FM1R_FBM7_Pos (7U)
2777#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)
2778#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk
2779#define CAN_FM1R_FBM8_Pos (8U)
2780#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)
2781#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk
2782#define CAN_FM1R_FBM9_Pos (9U)
2783#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)
2784#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk
2785#define CAN_FM1R_FBM10_Pos (10U)
2786#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)
2787#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk
2788#define CAN_FM1R_FBM11_Pos (11U)
2789#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)
2790#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk
2791#define CAN_FM1R_FBM12_Pos (12U)
2792#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)
2793#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk
2794#define CAN_FM1R_FBM13_Pos (13U)
2795#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)
2796#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk
2798/******************* Bit definition for CAN_FS1R register *******************/
2799#define CAN_FS1R_FSC_Pos (0U)
2800#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)
2801#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk
2802#define CAN_FS1R_FSC0_Pos (0U)
2803#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)
2804#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk
2805#define CAN_FS1R_FSC1_Pos (1U)
2806#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)
2807#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk
2808#define CAN_FS1R_FSC2_Pos (2U)
2809#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)
2810#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk
2811#define CAN_FS1R_FSC3_Pos (3U)
2812#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)
2813#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk
2814#define CAN_FS1R_FSC4_Pos (4U)
2815#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)
2816#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk
2817#define CAN_FS1R_FSC5_Pos (5U)
2818#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)
2819#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk
2820#define CAN_FS1R_FSC6_Pos (6U)
2821#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)
2822#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk
2823#define CAN_FS1R_FSC7_Pos (7U)
2824#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)
2825#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk
2826#define CAN_FS1R_FSC8_Pos (8U)
2827#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)
2828#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk
2829#define CAN_FS1R_FSC9_Pos (9U)
2830#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)
2831#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk
2832#define CAN_FS1R_FSC10_Pos (10U)
2833#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)
2834#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk
2835#define CAN_FS1R_FSC11_Pos (11U)
2836#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)
2837#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk
2838#define CAN_FS1R_FSC12_Pos (12U)
2839#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)
2840#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk
2841#define CAN_FS1R_FSC13_Pos (13U)
2842#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)
2843#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk
2845/****************** Bit definition for CAN_FFA1R register *******************/
2846#define CAN_FFA1R_FFA_Pos (0U)
2847#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)
2848#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk
2849#define CAN_FFA1R_FFA0_Pos (0U)
2850#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)
2851#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk
2852#define CAN_FFA1R_FFA1_Pos (1U)
2853#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)
2854#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk
2855#define CAN_FFA1R_FFA2_Pos (2U)
2856#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)
2857#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk
2858#define CAN_FFA1R_FFA3_Pos (3U)
2859#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)
2860#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk
2861#define CAN_FFA1R_FFA4_Pos (4U)
2862#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)
2863#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk
2864#define CAN_FFA1R_FFA5_Pos (5U)
2865#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)
2866#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk
2867#define CAN_FFA1R_FFA6_Pos (6U)
2868#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)
2869#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk
2870#define CAN_FFA1R_FFA7_Pos (7U)
2871#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)
2872#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk
2873#define CAN_FFA1R_FFA8_Pos (8U)
2874#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)
2875#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk
2876#define CAN_FFA1R_FFA9_Pos (9U)
2877#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)
2878#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk
2879#define CAN_FFA1R_FFA10_Pos (10U)
2880#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)
2881#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk
2882#define CAN_FFA1R_FFA11_Pos (11U)
2883#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)
2884#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk
2885#define CAN_FFA1R_FFA12_Pos (12U)
2886#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)
2887#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk
2888#define CAN_FFA1R_FFA13_Pos (13U)
2889#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)
2890#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk
2892/******************* Bit definition for CAN_FA1R register *******************/
2893#define CAN_FA1R_FACT_Pos (0U)
2894#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)
2895#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk
2896#define CAN_FA1R_FACT0_Pos (0U)
2897#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)
2898#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk
2899#define CAN_FA1R_FACT1_Pos (1U)
2900#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)
2901#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk
2902#define CAN_FA1R_FACT2_Pos (2U)
2903#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)
2904#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk
2905#define CAN_FA1R_FACT3_Pos (3U)
2906#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)
2907#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk
2908#define CAN_FA1R_FACT4_Pos (4U)
2909#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)
2910#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk
2911#define CAN_FA1R_FACT5_Pos (5U)
2912#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)
2913#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk
2914#define CAN_FA1R_FACT6_Pos (6U)
2915#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)
2916#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk
2917#define CAN_FA1R_FACT7_Pos (7U)
2918#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)
2919#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk
2920#define CAN_FA1R_FACT8_Pos (8U)
2921#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)
2922#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk
2923#define CAN_FA1R_FACT9_Pos (9U)
2924#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)
2925#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk
2926#define CAN_FA1R_FACT10_Pos (10U)
2927#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)
2928#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk
2929#define CAN_FA1R_FACT11_Pos (11U)
2930#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)
2931#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk
2932#define CAN_FA1R_FACT12_Pos (12U)
2933#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)
2934#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk
2935#define CAN_FA1R_FACT13_Pos (13U)
2936#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)
2937#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk
2939/******************* Bit definition for CAN_F0R1 register *******************/
2940#define CAN_F0R1_FB0_Pos (0U)
2941#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)
2942#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk
2943#define CAN_F0R1_FB1_Pos (1U)
2944#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)
2945#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk
2946#define CAN_F0R1_FB2_Pos (2U)
2947#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)
2948#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk
2949#define CAN_F0R1_FB3_Pos (3U)
2950#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)
2951#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk
2952#define CAN_F0R1_FB4_Pos (4U)
2953#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)
2954#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk
2955#define CAN_F0R1_FB5_Pos (5U)
2956#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)
2957#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk
2958#define CAN_F0R1_FB6_Pos (6U)
2959#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)
2960#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk
2961#define CAN_F0R1_FB7_Pos (7U)
2962#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)
2963#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk
2964#define CAN_F0R1_FB8_Pos (8U)
2965#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)
2966#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk
2967#define CAN_F0R1_FB9_Pos (9U)
2968#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)
2969#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk
2970#define CAN_F0R1_FB10_Pos (10U)
2971#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)
2972#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk
2973#define CAN_F0R1_FB11_Pos (11U)
2974#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)
2975#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk
2976#define CAN_F0R1_FB12_Pos (12U)
2977#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)
2978#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk
2979#define CAN_F0R1_FB13_Pos (13U)
2980#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)
2981#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk
2982#define CAN_F0R1_FB14_Pos (14U)
2983#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)
2984#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk
2985#define CAN_F0R1_FB15_Pos (15U)
2986#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)
2987#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk
2988#define CAN_F0R1_FB16_Pos (16U)
2989#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)
2990#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk
2991#define CAN_F0R1_FB17_Pos (17U)
2992#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)
2993#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk
2994#define CAN_F0R1_FB18_Pos (18U)
2995#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)
2996#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk
2997#define CAN_F0R1_FB19_Pos (19U)
2998#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)
2999#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk
3000#define CAN_F0R1_FB20_Pos (20U)
3001#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)
3002#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk
3003#define CAN_F0R1_FB21_Pos (21U)
3004#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)
3005#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk
3006#define CAN_F0R1_FB22_Pos (22U)
3007#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)
3008#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk
3009#define CAN_F0R1_FB23_Pos (23U)
3010#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)
3011#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk
3012#define CAN_F0R1_FB24_Pos (24U)
3013#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)
3014#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk
3015#define CAN_F0R1_FB25_Pos (25U)
3016#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)
3017#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk
3018#define CAN_F0R1_FB26_Pos (26U)
3019#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)
3020#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk
3021#define CAN_F0R1_FB27_Pos (27U)
3022#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)
3023#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk
3024#define CAN_F0R1_FB28_Pos (28U)
3025#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)
3026#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk
3027#define CAN_F0R1_FB29_Pos (29U)
3028#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)
3029#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk
3030#define CAN_F0R1_FB30_Pos (30U)
3031#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)
3032#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk
3033#define CAN_F0R1_FB31_Pos (31U)
3034#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)
3035#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk
3037/******************* Bit definition for CAN_F1R1 register *******************/
3038#define CAN_F1R1_FB0_Pos (0U)
3039#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)
3040#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk
3041#define CAN_F1R1_FB1_Pos (1U)
3042#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)
3043#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk
3044#define CAN_F1R1_FB2_Pos (2U)
3045#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)
3046#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk
3047#define CAN_F1R1_FB3_Pos (3U)
3048#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)
3049#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk
3050#define CAN_F1R1_FB4_Pos (4U)
3051#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)
3052#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk
3053#define CAN_F1R1_FB5_Pos (5U)
3054#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)
3055#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk
3056#define CAN_F1R1_FB6_Pos (6U)
3057#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)
3058#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk
3059#define CAN_F1R1_FB7_Pos (7U)
3060#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)
3061#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk
3062#define CAN_F1R1_FB8_Pos (8U)
3063#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)
3064#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk
3065#define CAN_F1R1_FB9_Pos (9U)
3066#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)
3067#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk
3068#define CAN_F1R1_FB10_Pos (10U)
3069#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)
3070#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk
3071#define CAN_F1R1_FB11_Pos (11U)
3072#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)
3073#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk
3074#define CAN_F1R1_FB12_Pos (12U)
3075#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)
3076#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk
3077#define CAN_F1R1_FB13_Pos (13U)
3078#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)
3079#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk
3080#define CAN_F1R1_FB14_Pos (14U)
3081#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)
3082#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk
3083#define CAN_F1R1_FB15_Pos (15U)
3084#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)
3085#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk
3086#define CAN_F1R1_FB16_Pos (16U)
3087#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)
3088#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk
3089#define CAN_F1R1_FB17_Pos (17U)
3090#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)
3091#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk
3092#define CAN_F1R1_FB18_Pos (18U)
3093#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)
3094#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk
3095#define CAN_F1R1_FB19_Pos (19U)
3096#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)
3097#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk
3098#define CAN_F1R1_FB20_Pos (20U)
3099#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)
3100#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk
3101#define CAN_F1R1_FB21_Pos (21U)
3102#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)
3103#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk
3104#define CAN_F1R1_FB22_Pos (22U)
3105#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)
3106#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk
3107#define CAN_F1R1_FB23_Pos (23U)
3108#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)
3109#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk
3110#define CAN_F1R1_FB24_Pos (24U)
3111#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)
3112#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk
3113#define CAN_F1R1_FB25_Pos (25U)
3114#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)
3115#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk
3116#define CAN_F1R1_FB26_Pos (26U)
3117#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)
3118#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk
3119#define CAN_F1R1_FB27_Pos (27U)
3120#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)
3121#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk
3122#define CAN_F1R1_FB28_Pos (28U)
3123#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)
3124#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk
3125#define CAN_F1R1_FB29_Pos (29U)
3126#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)
3127#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk
3128#define CAN_F1R1_FB30_Pos (30U)
3129#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)
3130#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk
3131#define CAN_F1R1_FB31_Pos (31U)
3132#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)
3133#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk
3135/******************* Bit definition for CAN_F2R1 register *******************/
3136#define CAN_F2R1_FB0_Pos (0U)
3137#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)
3138#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk
3139#define CAN_F2R1_FB1_Pos (1U)
3140#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)
3141#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk
3142#define CAN_F2R1_FB2_Pos (2U)
3143#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)
3144#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk
3145#define CAN_F2R1_FB3_Pos (3U)
3146#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)
3147#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk
3148#define CAN_F2R1_FB4_Pos (4U)
3149#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)
3150#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk
3151#define CAN_F2R1_FB5_Pos (5U)
3152#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)
3153#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk
3154#define CAN_F2R1_FB6_Pos (6U)
3155#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)
3156#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk
3157#define CAN_F2R1_FB7_Pos (7U)
3158#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)
3159#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk
3160#define CAN_F2R1_FB8_Pos (8U)
3161#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)
3162#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk
3163#define CAN_F2R1_FB9_Pos (9U)
3164#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)
3165#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk
3166#define CAN_F2R1_FB10_Pos (10U)
3167#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)
3168#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk
3169#define CAN_F2R1_FB11_Pos (11U)
3170#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)
3171#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk
3172#define CAN_F2R1_FB12_Pos (12U)
3173#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)
3174#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk
3175#define CAN_F2R1_FB13_Pos (13U)
3176#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)
3177#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk
3178#define CAN_F2R1_FB14_Pos (14U)
3179#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)
3180#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk
3181#define CAN_F2R1_FB15_Pos (15U)
3182#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)
3183#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk
3184#define CAN_F2R1_FB16_Pos (16U)
3185#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)
3186#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk
3187#define CAN_F2R1_FB17_Pos (17U)
3188#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)
3189#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk
3190#define CAN_F2R1_FB18_Pos (18U)
3191#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)
3192#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk
3193#define CAN_F2R1_FB19_Pos (19U)
3194#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)
3195#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk
3196#define CAN_F2R1_FB20_Pos (20U)
3197#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)
3198#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk
3199#define CAN_F2R1_FB21_Pos (21U)
3200#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)
3201#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk
3202#define CAN_F2R1_FB22_Pos (22U)
3203#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)
3204#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk
3205#define CAN_F2R1_FB23_Pos (23U)
3206#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)
3207#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk
3208#define CAN_F2R1_FB24_Pos (24U)
3209#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)
3210#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk
3211#define CAN_F2R1_FB25_Pos (25U)
3212#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)
3213#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk
3214#define CAN_F2R1_FB26_Pos (26U)
3215#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)
3216#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk
3217#define CAN_F2R1_FB27_Pos (27U)
3218#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)
3219#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk
3220#define CAN_F2R1_FB28_Pos (28U)
3221#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)
3222#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk
3223#define CAN_F2R1_FB29_Pos (29U)
3224#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)
3225#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk
3226#define CAN_F2R1_FB30_Pos (30U)
3227#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)
3228#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk
3229#define CAN_F2R1_FB31_Pos (31U)
3230#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)
3231#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk
3233/******************* Bit definition for CAN_F3R1 register *******************/
3234#define CAN_F3R1_FB0_Pos (0U)
3235#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)
3236#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk
3237#define CAN_F3R1_FB1_Pos (1U)
3238#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)
3239#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk
3240#define CAN_F3R1_FB2_Pos (2U)
3241#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)
3242#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk
3243#define CAN_F3R1_FB3_Pos (3U)
3244#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)
3245#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk
3246#define CAN_F3R1_FB4_Pos (4U)
3247#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)
3248#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk
3249#define CAN_F3R1_FB5_Pos (5U)
3250#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)
3251#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk
3252#define CAN_F3R1_FB6_Pos (6U)
3253#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)
3254#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk
3255#define CAN_F3R1_FB7_Pos (7U)
3256#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)
3257#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk
3258#define CAN_F3R1_FB8_Pos (8U)
3259#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)
3260#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk
3261#define CAN_F3R1_FB9_Pos (9U)
3262#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)
3263#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk
3264#define CAN_F3R1_FB10_Pos (10U)
3265#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)
3266#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk
3267#define CAN_F3R1_FB11_Pos (11U)
3268#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)
3269#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk
3270#define CAN_F3R1_FB12_Pos (12U)
3271#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)
3272#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk
3273#define CAN_F3R1_FB13_Pos (13U)
3274#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)
3275#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk
3276#define CAN_F3R1_FB14_Pos (14U)
3277#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)
3278#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk
3279#define CAN_F3R1_FB15_Pos (15U)
3280#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)
3281#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk
3282#define CAN_F3R1_FB16_Pos (16U)
3283#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)
3284#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk
3285#define CAN_F3R1_FB17_Pos (17U)
3286#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)
3287#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk
3288#define CAN_F3R1_FB18_Pos (18U)
3289#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)
3290#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk
3291#define CAN_F3R1_FB19_Pos (19U)
3292#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)
3293#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk
3294#define CAN_F3R1_FB20_Pos (20U)
3295#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)
3296#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk
3297#define CAN_F3R1_FB21_Pos (21U)
3298#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)
3299#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk
3300#define CAN_F3R1_FB22_Pos (22U)
3301#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)
3302#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk
3303#define CAN_F3R1_FB23_Pos (23U)
3304#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)
3305#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk
3306#define CAN_F3R1_FB24_Pos (24U)
3307#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)
3308#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk
3309#define CAN_F3R1_FB25_Pos (25U)
3310#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)
3311#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk
3312#define CAN_F3R1_FB26_Pos (26U)
3313#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)
3314#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk
3315#define CAN_F3R1_FB27_Pos (27U)
3316#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)
3317#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk
3318#define CAN_F3R1_FB28_Pos (28U)
3319#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)
3320#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk
3321#define CAN_F3R1_FB29_Pos (29U)
3322#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)
3323#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk
3324#define CAN_F3R1_FB30_Pos (30U)
3325#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)
3326#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk
3327#define CAN_F3R1_FB31_Pos (31U)
3328#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)
3329#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk
3331/******************* Bit definition for CAN_F4R1 register *******************/
3332#define CAN_F4R1_FB0_Pos (0U)
3333#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)
3334#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk
3335#define CAN_F4R1_FB1_Pos (1U)
3336#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)
3337#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk
3338#define CAN_F4R1_FB2_Pos (2U)
3339#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)
3340#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk
3341#define CAN_F4R1_FB3_Pos (3U)
3342#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)
3343#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk
3344#define CAN_F4R1_FB4_Pos (4U)
3345#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)
3346#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk
3347#define CAN_F4R1_FB5_Pos (5U)
3348#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)
3349#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk
3350#define CAN_F4R1_FB6_Pos (6U)
3351#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)
3352#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk
3353#define CAN_F4R1_FB7_Pos (7U)
3354#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)
3355#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk
3356#define CAN_F4R1_FB8_Pos (8U)
3357#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)
3358#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk
3359#define CAN_F4R1_FB9_Pos (9U)
3360#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)
3361#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk
3362#define CAN_F4R1_FB10_Pos (10U)
3363#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)
3364#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk
3365#define CAN_F4R1_FB11_Pos (11U)
3366#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)
3367#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk
3368#define CAN_F4R1_FB12_Pos (12U)
3369#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)
3370#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk
3371#define CAN_F4R1_FB13_Pos (13U)
3372#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)
3373#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk
3374#define CAN_F4R1_FB14_Pos (14U)
3375#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)
3376#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk
3377#define CAN_F4R1_FB15_Pos (15U)
3378#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)
3379#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk
3380#define CAN_F4R1_FB16_Pos (16U)
3381#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)
3382#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk
3383#define CAN_F4R1_FB17_Pos (17U)
3384#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)
3385#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk
3386#define CAN_F4R1_FB18_Pos (18U)
3387#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)
3388#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk
3389#define CAN_F4R1_FB19_Pos (19U)
3390#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)
3391#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk
3392#define CAN_F4R1_FB20_Pos (20U)
3393#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)
3394#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk
3395#define CAN_F4R1_FB21_Pos (21U)
3396#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)
3397#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk
3398#define CAN_F4R1_FB22_Pos (22U)
3399#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)
3400#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk
3401#define CAN_F4R1_FB23_Pos (23U)
3402#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)
3403#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk
3404#define CAN_F4R1_FB24_Pos (24U)
3405#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)
3406#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk
3407#define CAN_F4R1_FB25_Pos (25U)
3408#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)
3409#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk
3410#define CAN_F4R1_FB26_Pos (26U)
3411#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)
3412#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk
3413#define CAN_F4R1_FB27_Pos (27U)
3414#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)
3415#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk
3416#define CAN_F4R1_FB28_Pos (28U)
3417#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)
3418#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk
3419#define CAN_F4R1_FB29_Pos (29U)
3420#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)
3421#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk
3422#define CAN_F4R1_FB30_Pos (30U)
3423#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)
3424#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk
3425#define CAN_F4R1_FB31_Pos (31U)
3426#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)
3427#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk
3429/******************* Bit definition for CAN_F5R1 register *******************/
3430#define CAN_F5R1_FB0_Pos (0U)
3431#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)
3432#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk
3433#define CAN_F5R1_FB1_Pos (1U)
3434#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)
3435#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk
3436#define CAN_F5R1_FB2_Pos (2U)
3437#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)
3438#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk
3439#define CAN_F5R1_FB3_Pos (3U)
3440#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)
3441#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk
3442#define CAN_F5R1_FB4_Pos (4U)
3443#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)
3444#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk
3445#define CAN_F5R1_FB5_Pos (5U)
3446#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)
3447#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk
3448#define CAN_F5R1_FB6_Pos (6U)
3449#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)
3450#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk
3451#define CAN_F5R1_FB7_Pos (7U)
3452#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)
3453#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk
3454#define CAN_F5R1_FB8_Pos (8U)
3455#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)
3456#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk
3457#define CAN_F5R1_FB9_Pos (9U)
3458#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)
3459#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk
3460#define CAN_F5R1_FB10_Pos (10U)
3461#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)
3462#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk
3463#define CAN_F5R1_FB11_Pos (11U)
3464#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)
3465#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk
3466#define CAN_F5R1_FB12_Pos (12U)
3467#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)
3468#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk
3469#define CAN_F5R1_FB13_Pos (13U)
3470#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)
3471#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk
3472#define CAN_F5R1_FB14_Pos (14U)
3473#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)
3474#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk
3475#define CAN_F5R1_FB15_Pos (15U)
3476#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)
3477#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk
3478#define CAN_F5R1_FB16_Pos (16U)
3479#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)
3480#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk
3481#define CAN_F5R1_FB17_Pos (17U)
3482#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)
3483#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk
3484#define CAN_F5R1_FB18_Pos (18U)
3485#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)
3486#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk
3487#define CAN_F5R1_FB19_Pos (19U)
3488#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)
3489#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk
3490#define CAN_F5R1_FB20_Pos (20U)
3491#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)
3492#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk
3493#define CAN_F5R1_FB21_Pos (21U)
3494#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)
3495#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk
3496#define CAN_F5R1_FB22_Pos (22U)
3497#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)
3498#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk
3499#define CAN_F5R1_FB23_Pos (23U)
3500#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)
3501#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk
3502#define CAN_F5R1_FB24_Pos (24U)
3503#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)
3504#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk
3505#define CAN_F5R1_FB25_Pos (25U)
3506#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)
3507#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk
3508#define CAN_F5R1_FB26_Pos (26U)
3509#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)
3510#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk
3511#define CAN_F5R1_FB27_Pos (27U)
3512#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)
3513#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk
3514#define CAN_F5R1_FB28_Pos (28U)
3515#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)
3516#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk
3517#define CAN_F5R1_FB29_Pos (29U)
3518#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)
3519#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk
3520#define CAN_F5R1_FB30_Pos (30U)
3521#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)
3522#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk
3523#define CAN_F5R1_FB31_Pos (31U)
3524#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)
3525#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk
3527/******************* Bit definition for CAN_F6R1 register *******************/
3528#define CAN_F6R1_FB0_Pos (0U)
3529#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)
3530#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk
3531#define CAN_F6R1_FB1_Pos (1U)
3532#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)
3533#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk
3534#define CAN_F6R1_FB2_Pos (2U)
3535#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)
3536#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk
3537#define CAN_F6R1_FB3_Pos (3U)
3538#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)
3539#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk
3540#define CAN_F6R1_FB4_Pos (4U)
3541#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)
3542#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk
3543#define CAN_F6R1_FB5_Pos (5U)
3544#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)
3545#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk
3546#define CAN_F6R1_FB6_Pos (6U)
3547#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)
3548#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk
3549#define CAN_F6R1_FB7_Pos (7U)
3550#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)
3551#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk
3552#define CAN_F6R1_FB8_Pos (8U)
3553#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)
3554#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk
3555#define CAN_F6R1_FB9_Pos (9U)
3556#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)
3557#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk
3558#define CAN_F6R1_FB10_Pos (10U)
3559#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)
3560#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk
3561#define CAN_F6R1_FB11_Pos (11U)
3562#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)
3563#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk
3564#define CAN_F6R1_FB12_Pos (12U)
3565#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)
3566#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk
3567#define CAN_F6R1_FB13_Pos (13U)
3568#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)
3569#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk
3570#define CAN_F6R1_FB14_Pos (14U)
3571#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)
3572#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk
3573#define CAN_F6R1_FB15_Pos (15U)
3574#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)
3575#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk
3576#define CAN_F6R1_FB16_Pos (16U)
3577#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)
3578#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk
3579#define CAN_F6R1_FB17_Pos (17U)
3580#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)
3581#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk
3582#define CAN_F6R1_FB18_Pos (18U)
3583#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)
3584#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk
3585#define CAN_F6R1_FB19_Pos (19U)
3586#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)
3587#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk
3588#define CAN_F6R1_FB20_Pos (20U)
3589#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)
3590#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk
3591#define CAN_F6R1_FB21_Pos (21U)
3592#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)
3593#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk
3594#define CAN_F6R1_FB22_Pos (22U)
3595#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)
3596#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk
3597#define CAN_F6R1_FB23_Pos (23U)
3598#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)
3599#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk
3600#define CAN_F6R1_FB24_Pos (24U)
3601#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)
3602#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk
3603#define CAN_F6R1_FB25_Pos (25U)
3604#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)
3605#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk
3606#define CAN_F6R1_FB26_Pos (26U)
3607#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)
3608#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk
3609#define CAN_F6R1_FB27_Pos (27U)
3610#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)
3611#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk
3612#define CAN_F6R1_FB28_Pos (28U)
3613#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)
3614#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk
3615#define CAN_F6R1_FB29_Pos (29U)
3616#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)
3617#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk
3618#define CAN_F6R1_FB30_Pos (30U)
3619#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)
3620#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk
3621#define CAN_F6R1_FB31_Pos (31U)
3622#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)
3623#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk
3625/******************* Bit definition for CAN_F7R1 register *******************/
3626#define CAN_F7R1_FB0_Pos (0U)
3627#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)
3628#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk
3629#define CAN_F7R1_FB1_Pos (1U)
3630#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)
3631#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk
3632#define CAN_F7R1_FB2_Pos (2U)
3633#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)
3634#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk
3635#define CAN_F7R1_FB3_Pos (3U)
3636#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)
3637#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk
3638#define CAN_F7R1_FB4_Pos (4U)
3639#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)
3640#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk
3641#define CAN_F7R1_FB5_Pos (5U)
3642#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)
3643#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk
3644#define CAN_F7R1_FB6_Pos (6U)
3645#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)
3646#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk
3647#define CAN_F7R1_FB7_Pos (7U)
3648#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)
3649#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk
3650#define CAN_F7R1_FB8_Pos (8U)
3651#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)
3652#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk
3653#define CAN_F7R1_FB9_Pos (9U)
3654#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)
3655#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk
3656#define CAN_F7R1_FB10_Pos (10U)
3657#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)
3658#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk
3659#define CAN_F7R1_FB11_Pos (11U)
3660#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)
3661#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk
3662#define CAN_F7R1_FB12_Pos (12U)
3663#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)
3664#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk
3665#define CAN_F7R1_FB13_Pos (13U)
3666#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)
3667#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk
3668#define CAN_F7R1_FB14_Pos (14U)
3669#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)
3670#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk
3671#define CAN_F7R1_FB15_Pos (15U)
3672#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)
3673#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk
3674#define CAN_F7R1_FB16_Pos (16U)
3675#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)
3676#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk
3677#define CAN_F7R1_FB17_Pos (17U)
3678#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)
3679#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk
3680#define CAN_F7R1_FB18_Pos (18U)
3681#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)
3682#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk
3683#define CAN_F7R1_FB19_Pos (19U)
3684#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)
3685#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk
3686#define CAN_F7R1_FB20_Pos (20U)
3687#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)
3688#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk
3689#define CAN_F7R1_FB21_Pos (21U)
3690#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)
3691#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk
3692#define CAN_F7R1_FB22_Pos (22U)
3693#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)
3694#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk
3695#define CAN_F7R1_FB23_Pos (23U)
3696#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)
3697#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk
3698#define CAN_F7R1_FB24_Pos (24U)
3699#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)
3700#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk
3701#define CAN_F7R1_FB25_Pos (25U)
3702#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)
3703#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk
3704#define CAN_F7R1_FB26_Pos (26U)
3705#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)
3706#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk
3707#define CAN_F7R1_FB27_Pos (27U)
3708#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)
3709#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk
3710#define CAN_F7R1_FB28_Pos (28U)
3711#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)
3712#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk
3713#define CAN_F7R1_FB29_Pos (29U)
3714#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)
3715#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk
3716#define CAN_F7R1_FB30_Pos (30U)
3717#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)
3718#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk
3719#define CAN_F7R1_FB31_Pos (31U)
3720#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)
3721#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk
3723/******************* Bit definition for CAN_F8R1 register *******************/
3724#define CAN_F8R1_FB0_Pos (0U)
3725#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)
3726#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk
3727#define CAN_F8R1_FB1_Pos (1U)
3728#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)
3729#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk
3730#define CAN_F8R1_FB2_Pos (2U)
3731#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)
3732#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk
3733#define CAN_F8R1_FB3_Pos (3U)
3734#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)
3735#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk
3736#define CAN_F8R1_FB4_Pos (4U)
3737#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)
3738#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk
3739#define CAN_F8R1_FB5_Pos (5U)
3740#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)
3741#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk
3742#define CAN_F8R1_FB6_Pos (6U)
3743#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)
3744#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk
3745#define CAN_F8R1_FB7_Pos (7U)
3746#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)
3747#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk
3748#define CAN_F8R1_FB8_Pos (8U)
3749#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)
3750#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk
3751#define CAN_F8R1_FB9_Pos (9U)
3752#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)
3753#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk
3754#define CAN_F8R1_FB10_Pos (10U)
3755#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)
3756#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk
3757#define CAN_F8R1_FB11_Pos (11U)
3758#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)
3759#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk
3760#define CAN_F8R1_FB12_Pos (12U)
3761#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)
3762#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk
3763#define CAN_F8R1_FB13_Pos (13U)
3764#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)
3765#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk
3766#define CAN_F8R1_FB14_Pos (14U)
3767#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)
3768#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk
3769#define CAN_F8R1_FB15_Pos (15U)
3770#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)
3771#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk
3772#define CAN_F8R1_FB16_Pos (16U)
3773#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)
3774#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk
3775#define CAN_F8R1_FB17_Pos (17U)
3776#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)
3777#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk
3778#define CAN_F8R1_FB18_Pos (18U)
3779#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)
3780#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk
3781#define CAN_F8R1_FB19_Pos (19U)
3782#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)
3783#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk
3784#define CAN_F8R1_FB20_Pos (20U)
3785#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)
3786#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk
3787#define CAN_F8R1_FB21_Pos (21U)
3788#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)
3789#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk
3790#define CAN_F8R1_FB22_Pos (22U)
3791#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)
3792#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk
3793#define CAN_F8R1_FB23_Pos (23U)
3794#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)
3795#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk
3796#define CAN_F8R1_FB24_Pos (24U)
3797#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)
3798#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk
3799#define CAN_F8R1_FB25_Pos (25U)
3800#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)
3801#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk
3802#define CAN_F8R1_FB26_Pos (26U)
3803#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)
3804#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk
3805#define CAN_F8R1_FB27_Pos (27U)
3806#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)
3807#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk
3808#define CAN_F8R1_FB28_Pos (28U)
3809#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)
3810#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk
3811#define CAN_F8R1_FB29_Pos (29U)
3812#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)
3813#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk
3814#define CAN_F8R1_FB30_Pos (30U)
3815#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)
3816#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk
3817#define CAN_F8R1_FB31_Pos (31U)
3818#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)
3819#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk
3821/******************* Bit definition for CAN_F9R1 register *******************/
3822#define CAN_F9R1_FB0_Pos (0U)
3823#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)
3824#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk
3825#define CAN_F9R1_FB1_Pos (1U)
3826#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)
3827#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk
3828#define CAN_F9R1_FB2_Pos (2U)
3829#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)
3830#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk
3831#define CAN_F9R1_FB3_Pos (3U)
3832#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)
3833#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk
3834#define CAN_F9R1_FB4_Pos (4U)
3835#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)
3836#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk
3837#define CAN_F9R1_FB5_Pos (5U)
3838#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)
3839#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk
3840#define CAN_F9R1_FB6_Pos (6U)
3841#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)
3842#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk
3843#define CAN_F9R1_FB7_Pos (7U)
3844#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)
3845#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk
3846#define CAN_F9R1_FB8_Pos (8U)
3847#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)
3848#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk
3849#define CAN_F9R1_FB9_Pos (9U)
3850#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)
3851#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk
3852#define CAN_F9R1_FB10_Pos (10U)
3853#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)
3854#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk
3855#define CAN_F9R1_FB11_Pos (11U)
3856#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)
3857#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk
3858#define CAN_F9R1_FB12_Pos (12U)
3859#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)
3860#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk
3861#define CAN_F9R1_FB13_Pos (13U)
3862#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)
3863#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk
3864#define CAN_F9R1_FB14_Pos (14U)
3865#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)
3866#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk
3867#define CAN_F9R1_FB15_Pos (15U)
3868#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)
3869#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk
3870#define CAN_F9R1_FB16_Pos (16U)
3871#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)
3872#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk
3873#define CAN_F9R1_FB17_Pos (17U)
3874#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)
3875#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk
3876#define CAN_F9R1_FB18_Pos (18U)
3877#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)
3878#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk
3879#define CAN_F9R1_FB19_Pos (19U)
3880#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)
3881#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk
3882#define CAN_F9R1_FB20_Pos (20U)
3883#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)
3884#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk
3885#define CAN_F9R1_FB21_Pos (21U)
3886#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)
3887#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk
3888#define CAN_F9R1_FB22_Pos (22U)
3889#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)
3890#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk
3891#define CAN_F9R1_FB23_Pos (23U)
3892#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)
3893#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk
3894#define CAN_F9R1_FB24_Pos (24U)
3895#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)
3896#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk
3897#define CAN_F9R1_FB25_Pos (25U)
3898#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)
3899#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk
3900#define CAN_F9R1_FB26_Pos (26U)
3901#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)
3902#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk
3903#define CAN_F9R1_FB27_Pos (27U)
3904#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)
3905#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk
3906#define CAN_F9R1_FB28_Pos (28U)
3907#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)
3908#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk
3909#define CAN_F9R1_FB29_Pos (29U)
3910#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)
3911#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk
3912#define CAN_F9R1_FB30_Pos (30U)
3913#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)
3914#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk
3915#define CAN_F9R1_FB31_Pos (31U)
3916#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)
3917#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk
3919/******************* Bit definition for CAN_F10R1 register ******************/
3920#define CAN_F10R1_FB0_Pos (0U)
3921#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)
3922#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk
3923#define CAN_F10R1_FB1_Pos (1U)
3924#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)
3925#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk
3926#define CAN_F10R1_FB2_Pos (2U)
3927#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)
3928#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk
3929#define CAN_F10R1_FB3_Pos (3U)
3930#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)
3931#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk
3932#define CAN_F10R1_FB4_Pos (4U)
3933#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)
3934#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk
3935#define CAN_F10R1_FB5_Pos (5U)
3936#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)
3937#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk
3938#define CAN_F10R1_FB6_Pos (6U)
3939#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)
3940#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk
3941#define CAN_F10R1_FB7_Pos (7U)
3942#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)
3943#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk
3944#define CAN_F10R1_FB8_Pos (8U)
3945#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)
3946#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk
3947#define CAN_F10R1_FB9_Pos (9U)
3948#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)
3949#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk
3950#define CAN_F10R1_FB10_Pos (10U)
3951#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)
3952#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk
3953#define CAN_F10R1_FB11_Pos (11U)
3954#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)
3955#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk
3956#define CAN_F10R1_FB12_Pos (12U)
3957#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)
3958#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk
3959#define CAN_F10R1_FB13_Pos (13U)
3960#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)
3961#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk
3962#define CAN_F10R1_FB14_Pos (14U)
3963#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)
3964#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk
3965#define CAN_F10R1_FB15_Pos (15U)
3966#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)
3967#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk
3968#define CAN_F10R1_FB16_Pos (16U)
3969#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)
3970#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk
3971#define CAN_F10R1_FB17_Pos (17U)
3972#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)
3973#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk
3974#define CAN_F10R1_FB18_Pos (18U)
3975#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)
3976#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk
3977#define CAN_F10R1_FB19_Pos (19U)
3978#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)
3979#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk
3980#define CAN_F10R1_FB20_Pos (20U)
3981#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)
3982#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk
3983#define CAN_F10R1_FB21_Pos (21U)
3984#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)
3985#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk
3986#define CAN_F10R1_FB22_Pos (22U)
3987#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)
3988#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk
3989#define CAN_F10R1_FB23_Pos (23U)
3990#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)
3991#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk
3992#define CAN_F10R1_FB24_Pos (24U)
3993#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)
3994#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk
3995#define CAN_F10R1_FB25_Pos (25U)
3996#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)
3997#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk
3998#define CAN_F10R1_FB26_Pos (26U)
3999#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)
4000#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk
4001#define CAN_F10R1_FB27_Pos (27U)
4002#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)
4003#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk
4004#define CAN_F10R1_FB28_Pos (28U)
4005#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)
4006#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk
4007#define CAN_F10R1_FB29_Pos (29U)
4008#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)
4009#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk
4010#define CAN_F10R1_FB30_Pos (30U)
4011#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)
4012#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk
4013#define CAN_F10R1_FB31_Pos (31U)
4014#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)
4015#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk
4017/******************* Bit definition for CAN_F11R1 register ******************/
4018#define CAN_F11R1_FB0_Pos (0U)
4019#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)
4020#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk
4021#define CAN_F11R1_FB1_Pos (1U)
4022#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)
4023#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk
4024#define CAN_F11R1_FB2_Pos (2U)
4025#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)
4026#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk
4027#define CAN_F11R1_FB3_Pos (3U)
4028#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)
4029#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk
4030#define CAN_F11R1_FB4_Pos (4U)
4031#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)
4032#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk
4033#define CAN_F11R1_FB5_Pos (5U)
4034#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)
4035#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk
4036#define CAN_F11R1_FB6_Pos (6U)
4037#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)
4038#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk
4039#define CAN_F11R1_FB7_Pos (7U)
4040#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)
4041#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk
4042#define CAN_F11R1_FB8_Pos (8U)
4043#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)
4044#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk
4045#define CAN_F11R1_FB9_Pos (9U)
4046#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)
4047#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk
4048#define CAN_F11R1_FB10_Pos (10U)
4049#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)
4050#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk
4051#define CAN_F11R1_FB11_Pos (11U)
4052#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)
4053#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk
4054#define CAN_F11R1_FB12_Pos (12U)
4055#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)
4056#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk
4057#define CAN_F11R1_FB13_Pos (13U)
4058#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)
4059#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk
4060#define CAN_F11R1_FB14_Pos (14U)
4061#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)
4062#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk
4063#define CAN_F11R1_FB15_Pos (15U)
4064#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)
4065#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk
4066#define CAN_F11R1_FB16_Pos (16U)
4067#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)
4068#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk
4069#define CAN_F11R1_FB17_Pos (17U)
4070#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)
4071#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk
4072#define CAN_F11R1_FB18_Pos (18U)
4073#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)
4074#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk
4075#define CAN_F11R1_FB19_Pos (19U)
4076#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)
4077#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk
4078#define CAN_F11R1_FB20_Pos (20U)
4079#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)
4080#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk
4081#define CAN_F11R1_FB21_Pos (21U)
4082#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)
4083#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk
4084#define CAN_F11R1_FB22_Pos (22U)
4085#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)
4086#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk
4087#define CAN_F11R1_FB23_Pos (23U)
4088#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)
4089#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk
4090#define CAN_F11R1_FB24_Pos (24U)
4091#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)
4092#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk
4093#define CAN_F11R1_FB25_Pos (25U)
4094#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)
4095#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk
4096#define CAN_F11R1_FB26_Pos (26U)
4097#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)
4098#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk
4099#define CAN_F11R1_FB27_Pos (27U)
4100#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)
4101#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk
4102#define CAN_F11R1_FB28_Pos (28U)
4103#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)
4104#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk
4105#define CAN_F11R1_FB29_Pos (29U)
4106#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)
4107#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk
4108#define CAN_F11R1_FB30_Pos (30U)
4109#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)
4110#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk
4111#define CAN_F11R1_FB31_Pos (31U)
4112#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)
4113#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk
4115/******************* Bit definition for CAN_F12R1 register ******************/
4116#define CAN_F12R1_FB0_Pos (0U)
4117#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)
4118#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk
4119#define CAN_F12R1_FB1_Pos (1U)
4120#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)
4121#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk
4122#define CAN_F12R1_FB2_Pos (2U)
4123#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)
4124#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk
4125#define CAN_F12R1_FB3_Pos (3U)
4126#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)
4127#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk
4128#define CAN_F12R1_FB4_Pos (4U)
4129#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)
4130#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk
4131#define CAN_F12R1_FB5_Pos (5U)
4132#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)
4133#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk
4134#define CAN_F12R1_FB6_Pos (6U)
4135#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)
4136#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk
4137#define CAN_F12R1_FB7_Pos (7U)
4138#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)
4139#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk
4140#define CAN_F12R1_FB8_Pos (8U)
4141#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)
4142#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk
4143#define CAN_F12R1_FB9_Pos (9U)
4144#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)
4145#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk
4146#define CAN_F12R1_FB10_Pos (10U)
4147#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)
4148#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk
4149#define CAN_F12R1_FB11_Pos (11U)
4150#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)
4151#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk
4152#define CAN_F12R1_FB12_Pos (12U)
4153#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)
4154#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk
4155#define CAN_F12R1_FB13_Pos (13U)
4156#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)
4157#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk
4158#define CAN_F12R1_FB14_Pos (14U)
4159#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)
4160#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk
4161#define CAN_F12R1_FB15_Pos (15U)
4162#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)
4163#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk
4164#define CAN_F12R1_FB16_Pos (16U)
4165#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)
4166#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk
4167#define CAN_F12R1_FB17_Pos (17U)
4168#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)
4169#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk
4170#define CAN_F12R1_FB18_Pos (18U)
4171#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)
4172#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk
4173#define CAN_F12R1_FB19_Pos (19U)
4174#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)
4175#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk
4176#define CAN_F12R1_FB20_Pos (20U)
4177#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)
4178#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk
4179#define CAN_F12R1_FB21_Pos (21U)
4180#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)
4181#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk
4182#define CAN_F12R1_FB22_Pos (22U)
4183#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)
4184#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk
4185#define CAN_F12R1_FB23_Pos (23U)
4186#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)
4187#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk
4188#define CAN_F12R1_FB24_Pos (24U)
4189#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)
4190#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk
4191#define CAN_F12R1_FB25_Pos (25U)
4192#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)
4193#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk
4194#define CAN_F12R1_FB26_Pos (26U)
4195#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)
4196#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk
4197#define CAN_F12R1_FB27_Pos (27U)
4198#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)
4199#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk
4200#define CAN_F12R1_FB28_Pos (28U)
4201#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)
4202#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk
4203#define CAN_F12R1_FB29_Pos (29U)
4204#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)
4205#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk
4206#define CAN_F12R1_FB30_Pos (30U)
4207#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)
4208#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk
4209#define CAN_F12R1_FB31_Pos (31U)
4210#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)
4211#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk
4213/******************* Bit definition for CAN_F13R1 register ******************/
4214#define CAN_F13R1_FB0_Pos (0U)
4215#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)
4216#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk
4217#define CAN_F13R1_FB1_Pos (1U)
4218#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)
4219#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk
4220#define CAN_F13R1_FB2_Pos (2U)
4221#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)
4222#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk
4223#define CAN_F13R1_FB3_Pos (3U)
4224#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)
4225#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk
4226#define CAN_F13R1_FB4_Pos (4U)
4227#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)
4228#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk
4229#define CAN_F13R1_FB5_Pos (5U)
4230#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)
4231#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk
4232#define CAN_F13R1_FB6_Pos (6U)
4233#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)
4234#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk
4235#define CAN_F13R1_FB7_Pos (7U)
4236#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)
4237#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk
4238#define CAN_F13R1_FB8_Pos (8U)
4239#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)
4240#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk
4241#define CAN_F13R1_FB9_Pos (9U)
4242#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)
4243#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk
4244#define CAN_F13R1_FB10_Pos (10U)
4245#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)
4246#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk
4247#define CAN_F13R1_FB11_Pos (11U)
4248#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)
4249#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk
4250#define CAN_F13R1_FB12_Pos (12U)
4251#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)
4252#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk
4253#define CAN_F13R1_FB13_Pos (13U)
4254#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)
4255#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk
4256#define CAN_F13R1_FB14_Pos (14U)
4257#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)
4258#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk
4259#define CAN_F13R1_FB15_Pos (15U)
4260#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)
4261#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk
4262#define CAN_F13R1_FB16_Pos (16U)
4263#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)
4264#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk
4265#define CAN_F13R1_FB17_Pos (17U)
4266#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)
4267#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk
4268#define CAN_F13R1_FB18_Pos (18U)
4269#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)
4270#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk
4271#define CAN_F13R1_FB19_Pos (19U)
4272#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)
4273#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk
4274#define CAN_F13R1_FB20_Pos (20U)
4275#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)
4276#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk
4277#define CAN_F13R1_FB21_Pos (21U)
4278#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)
4279#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk
4280#define CAN_F13R1_FB22_Pos (22U)
4281#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)
4282#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk
4283#define CAN_F13R1_FB23_Pos (23U)
4284#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)
4285#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk
4286#define CAN_F13R1_FB24_Pos (24U)
4287#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)
4288#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk
4289#define CAN_F13R1_FB25_Pos (25U)
4290#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)
4291#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk
4292#define CAN_F13R1_FB26_Pos (26U)
4293#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)
4294#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk
4295#define CAN_F13R1_FB27_Pos (27U)
4296#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)
4297#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk
4298#define CAN_F13R1_FB28_Pos (28U)
4299#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)
4300#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk
4301#define CAN_F13R1_FB29_Pos (29U)
4302#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)
4303#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk
4304#define CAN_F13R1_FB30_Pos (30U)
4305#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)
4306#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk
4307#define CAN_F13R1_FB31_Pos (31U)
4308#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)
4309#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk
4311/******************* Bit definition for CAN_F0R2 register *******************/
4312#define CAN_F0R2_FB0_Pos (0U)
4313#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)
4314#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk
4315#define CAN_F0R2_FB1_Pos (1U)
4316#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)
4317#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk
4318#define CAN_F0R2_FB2_Pos (2U)
4319#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)
4320#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk
4321#define CAN_F0R2_FB3_Pos (3U)
4322#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)
4323#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk
4324#define CAN_F0R2_FB4_Pos (4U)
4325#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)
4326#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk
4327#define CAN_F0R2_FB5_Pos (5U)
4328#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)
4329#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk
4330#define CAN_F0R2_FB6_Pos (6U)
4331#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)
4332#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk
4333#define CAN_F0R2_FB7_Pos (7U)
4334#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)
4335#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk
4336#define CAN_F0R2_FB8_Pos (8U)
4337#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)
4338#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk
4339#define CAN_F0R2_FB9_Pos (9U)
4340#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)
4341#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk
4342#define CAN_F0R2_FB10_Pos (10U)
4343#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)
4344#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk
4345#define CAN_F0R2_FB11_Pos (11U)
4346#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)
4347#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk
4348#define CAN_F0R2_FB12_Pos (12U)
4349#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)
4350#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk
4351#define CAN_F0R2_FB13_Pos (13U)
4352#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)
4353#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk
4354#define CAN_F0R2_FB14_Pos (14U)
4355#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)
4356#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk
4357#define CAN_F0R2_FB15_Pos (15U)
4358#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)
4359#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk
4360#define CAN_F0R2_FB16_Pos (16U)
4361#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)
4362#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk
4363#define CAN_F0R2_FB17_Pos (17U)
4364#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)
4365#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk
4366#define CAN_F0R2_FB18_Pos (18U)
4367#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)
4368#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk
4369#define CAN_F0R2_FB19_Pos (19U)
4370#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)
4371#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk
4372#define CAN_F0R2_FB20_Pos (20U)
4373#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)
4374#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk
4375#define CAN_F0R2_FB21_Pos (21U)
4376#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)
4377#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk
4378#define CAN_F0R2_FB22_Pos (22U)
4379#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)
4380#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk
4381#define CAN_F0R2_FB23_Pos (23U)
4382#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)
4383#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk
4384#define CAN_F0R2_FB24_Pos (24U)
4385#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)
4386#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk
4387#define CAN_F0R2_FB25_Pos (25U)
4388#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)
4389#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk
4390#define CAN_F0R2_FB26_Pos (26U)
4391#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)
4392#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk
4393#define CAN_F0R2_FB27_Pos (27U)
4394#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)
4395#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk
4396#define CAN_F0R2_FB28_Pos (28U)
4397#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)
4398#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk
4399#define CAN_F0R2_FB29_Pos (29U)
4400#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)
4401#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk
4402#define CAN_F0R2_FB30_Pos (30U)
4403#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)
4404#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk
4405#define CAN_F0R2_FB31_Pos (31U)
4406#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)
4407#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk
4409/******************* Bit definition for CAN_F1R2 register *******************/
4410#define CAN_F1R2_FB0_Pos (0U)
4411#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)
4412#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk
4413#define CAN_F1R2_FB1_Pos (1U)
4414#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)
4415#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk
4416#define CAN_F1R2_FB2_Pos (2U)
4417#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)
4418#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk
4419#define CAN_F1R2_FB3_Pos (3U)
4420#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)
4421#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk
4422#define CAN_F1R2_FB4_Pos (4U)
4423#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)
4424#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk
4425#define CAN_F1R2_FB5_Pos (5U)
4426#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)
4427#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk
4428#define CAN_F1R2_FB6_Pos (6U)
4429#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)
4430#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk
4431#define CAN_F1R2_FB7_Pos (7U)
4432#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)
4433#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk
4434#define CAN_F1R2_FB8_Pos (8U)
4435#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)
4436#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk
4437#define CAN_F1R2_FB9_Pos (9U)
4438#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)
4439#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk
4440#define CAN_F1R2_FB10_Pos (10U)
4441#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)
4442#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk
4443#define CAN_F1R2_FB11_Pos (11U)
4444#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)
4445#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk
4446#define CAN_F1R2_FB12_Pos (12U)
4447#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)
4448#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk
4449#define CAN_F1R2_FB13_Pos (13U)
4450#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)
4451#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk
4452#define CAN_F1R2_FB14_Pos (14U)
4453#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)
4454#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk
4455#define CAN_F1R2_FB15_Pos (15U)
4456#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)
4457#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk
4458#define CAN_F1R2_FB16_Pos (16U)
4459#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)
4460#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk
4461#define CAN_F1R2_FB17_Pos (17U)
4462#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)
4463#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk
4464#define CAN_F1R2_FB18_Pos (18U)
4465#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)
4466#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk
4467#define CAN_F1R2_FB19_Pos (19U)
4468#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)
4469#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk
4470#define CAN_F1R2_FB20_Pos (20U)
4471#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)
4472#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk
4473#define CAN_F1R2_FB21_Pos (21U)
4474#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)
4475#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk
4476#define CAN_F1R2_FB22_Pos (22U)
4477#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)
4478#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk
4479#define CAN_F1R2_FB23_Pos (23U)
4480#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)
4481#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk
4482#define CAN_F1R2_FB24_Pos (24U)
4483#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)
4484#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk
4485#define CAN_F1R2_FB25_Pos (25U)
4486#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)
4487#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk
4488#define CAN_F1R2_FB26_Pos (26U)
4489#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)
4490#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk
4491#define CAN_F1R2_FB27_Pos (27U)
4492#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)
4493#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk
4494#define CAN_F1R2_FB28_Pos (28U)
4495#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)
4496#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk
4497#define CAN_F1R2_FB29_Pos (29U)
4498#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)
4499#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk
4500#define CAN_F1R2_FB30_Pos (30U)
4501#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)
4502#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk
4503#define CAN_F1R2_FB31_Pos (31U)
4504#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)
4505#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk
4507/******************* Bit definition for CAN_F2R2 register *******************/
4508#define CAN_F2R2_FB0_Pos (0U)
4509#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)
4510#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk
4511#define CAN_F2R2_FB1_Pos (1U)
4512#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)
4513#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk
4514#define CAN_F2R2_FB2_Pos (2U)
4515#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)
4516#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk
4517#define CAN_F2R2_FB3_Pos (3U)
4518#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)
4519#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk
4520#define CAN_F2R2_FB4_Pos (4U)
4521#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)
4522#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk
4523#define CAN_F2R2_FB5_Pos (5U)
4524#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)
4525#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk
4526#define CAN_F2R2_FB6_Pos (6U)
4527#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)
4528#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk
4529#define CAN_F2R2_FB7_Pos (7U)
4530#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)
4531#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk
4532#define CAN_F2R2_FB8_Pos (8U)
4533#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)
4534#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk
4535#define CAN_F2R2_FB9_Pos (9U)
4536#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)
4537#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk
4538#define CAN_F2R2_FB10_Pos (10U)
4539#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)
4540#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk
4541#define CAN_F2R2_FB11_Pos (11U)
4542#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)
4543#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk
4544#define CAN_F2R2_FB12_Pos (12U)
4545#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)
4546#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk
4547#define CAN_F2R2_FB13_Pos (13U)
4548#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)
4549#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk
4550#define CAN_F2R2_FB14_Pos (14U)
4551#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)
4552#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk
4553#define CAN_F2R2_FB15_Pos (15U)
4554#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)
4555#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk
4556#define CAN_F2R2_FB16_Pos (16U)
4557#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)
4558#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk
4559#define CAN_F2R2_FB17_Pos (17U)
4560#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)
4561#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk
4562#define CAN_F2R2_FB18_Pos (18U)
4563#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)
4564#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk
4565#define CAN_F2R2_FB19_Pos (19U)
4566#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)
4567#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk
4568#define CAN_F2R2_FB20_Pos (20U)
4569#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)
4570#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk
4571#define CAN_F2R2_FB21_Pos (21U)
4572#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)
4573#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk
4574#define CAN_F2R2_FB22_Pos (22U)
4575#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)
4576#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk
4577#define CAN_F2R2_FB23_Pos (23U)
4578#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)
4579#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk
4580#define CAN_F2R2_FB24_Pos (24U)
4581#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)
4582#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk
4583#define CAN_F2R2_FB25_Pos (25U)
4584#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)
4585#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk
4586#define CAN_F2R2_FB26_Pos (26U)
4587#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)
4588#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk
4589#define CAN_F2R2_FB27_Pos (27U)
4590#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)
4591#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk
4592#define CAN_F2R2_FB28_Pos (28U)
4593#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)
4594#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk
4595#define CAN_F2R2_FB29_Pos (29U)
4596#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)
4597#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk
4598#define CAN_F2R2_FB30_Pos (30U)
4599#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)
4600#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk
4601#define CAN_F2R2_FB31_Pos (31U)
4602#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)
4603#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk
4605/******************* Bit definition for CAN_F3R2 register *******************/
4606#define CAN_F3R2_FB0_Pos (0U)
4607#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)
4608#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk
4609#define CAN_F3R2_FB1_Pos (1U)
4610#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)
4611#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk
4612#define CAN_F3R2_FB2_Pos (2U)
4613#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)
4614#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk
4615#define CAN_F3R2_FB3_Pos (3U)
4616#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)
4617#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk
4618#define CAN_F3R2_FB4_Pos (4U)
4619#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)
4620#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk
4621#define CAN_F3R2_FB5_Pos (5U)
4622#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)
4623#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk
4624#define CAN_F3R2_FB6_Pos (6U)
4625#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)
4626#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk
4627#define CAN_F3R2_FB7_Pos (7U)
4628#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)
4629#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk
4630#define CAN_F3R2_FB8_Pos (8U)
4631#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)
4632#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk
4633#define CAN_F3R2_FB9_Pos (9U)
4634#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)
4635#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk
4636#define CAN_F3R2_FB10_Pos (10U)
4637#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)
4638#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk
4639#define CAN_F3R2_FB11_Pos (11U)
4640#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)
4641#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk
4642#define CAN_F3R2_FB12_Pos (12U)
4643#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)
4644#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk
4645#define CAN_F3R2_FB13_Pos (13U)
4646#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)
4647#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk
4648#define CAN_F3R2_FB14_Pos (14U)
4649#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)
4650#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk
4651#define CAN_F3R2_FB15_Pos (15U)
4652#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)
4653#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk
4654#define CAN_F3R2_FB16_Pos (16U)
4655#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)
4656#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk
4657#define CAN_F3R2_FB17_Pos (17U)
4658#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)
4659#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk
4660#define CAN_F3R2_FB18_Pos (18U)
4661#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)
4662#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk
4663#define CAN_F3R2_FB19_Pos (19U)
4664#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)
4665#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk
4666#define CAN_F3R2_FB20_Pos (20U)
4667#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)
4668#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk
4669#define CAN_F3R2_FB21_Pos (21U)
4670#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)
4671#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk
4672#define CAN_F3R2_FB22_Pos (22U)
4673#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)
4674#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk
4675#define CAN_F3R2_FB23_Pos (23U)
4676#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)
4677#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk
4678#define CAN_F3R2_FB24_Pos (24U)
4679#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)
4680#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk
4681#define CAN_F3R2_FB25_Pos (25U)
4682#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)
4683#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk
4684#define CAN_F3R2_FB26_Pos (26U)
4685#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)
4686#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk
4687#define CAN_F3R2_FB27_Pos (27U)
4688#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)
4689#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk
4690#define CAN_F3R2_FB28_Pos (28U)
4691#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)
4692#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk
4693#define CAN_F3R2_FB29_Pos (29U)
4694#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)
4695#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk
4696#define CAN_F3R2_FB30_Pos (30U)
4697#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)
4698#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk
4699#define CAN_F3R2_FB31_Pos (31U)
4700#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)
4701#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk
4703/******************* Bit definition for CAN_F4R2 register *******************/
4704#define CAN_F4R2_FB0_Pos (0U)
4705#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)
4706#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk
4707#define CAN_F4R2_FB1_Pos (1U)
4708#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)
4709#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk
4710#define CAN_F4R2_FB2_Pos (2U)
4711#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)
4712#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk
4713#define CAN_F4R2_FB3_Pos (3U)
4714#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)
4715#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk
4716#define CAN_F4R2_FB4_Pos (4U)
4717#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)
4718#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk
4719#define CAN_F4R2_FB5_Pos (5U)
4720#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)
4721#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk
4722#define CAN_F4R2_FB6_Pos (6U)
4723#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)
4724#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk
4725#define CAN_F4R2_FB7_Pos (7U)
4726#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)
4727#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk
4728#define CAN_F4R2_FB8_Pos (8U)
4729#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)
4730#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk
4731#define CAN_F4R2_FB9_Pos (9U)
4732#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)
4733#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk
4734#define CAN_F4R2_FB10_Pos (10U)
4735#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)
4736#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk
4737#define CAN_F4R2_FB11_Pos (11U)
4738#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)
4739#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk
4740#define CAN_F4R2_FB12_Pos (12U)
4741#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)
4742#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk
4743#define CAN_F4R2_FB13_Pos (13U)
4744#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)
4745#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk
4746#define CAN_F4R2_FB14_Pos (14U)
4747#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)
4748#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk
4749#define CAN_F4R2_FB15_Pos (15U)
4750#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)
4751#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk
4752#define CAN_F4R2_FB16_Pos (16U)
4753#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)
4754#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk
4755#define CAN_F4R2_FB17_Pos (17U)
4756#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)
4757#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk
4758#define CAN_F4R2_FB18_Pos (18U)
4759#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)
4760#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk
4761#define CAN_F4R2_FB19_Pos (19U)
4762#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)
4763#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk
4764#define CAN_F4R2_FB20_Pos (20U)
4765#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)
4766#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk
4767#define CAN_F4R2_FB21_Pos (21U)
4768#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)
4769#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk
4770#define CAN_F4R2_FB22_Pos (22U)
4771#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)
4772#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk
4773#define CAN_F4R2_FB23_Pos (23U)
4774#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)
4775#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk
4776#define CAN_F4R2_FB24_Pos (24U)
4777#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)
4778#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk
4779#define CAN_F4R2_FB25_Pos (25U)
4780#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)
4781#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk
4782#define CAN_F4R2_FB26_Pos (26U)
4783#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)
4784#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk
4785#define CAN_F4R2_FB27_Pos (27U)
4786#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)
4787#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk
4788#define CAN_F4R2_FB28_Pos (28U)
4789#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)
4790#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk
4791#define CAN_F4R2_FB29_Pos (29U)
4792#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)
4793#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk
4794#define CAN_F4R2_FB30_Pos (30U)
4795#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)
4796#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk
4797#define CAN_F4R2_FB31_Pos (31U)
4798#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)
4799#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk
4801/******************* Bit definition for CAN_F5R2 register *******************/
4802#define CAN_F5R2_FB0_Pos (0U)
4803#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)
4804#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk
4805#define CAN_F5R2_FB1_Pos (1U)
4806#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)
4807#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk
4808#define CAN_F5R2_FB2_Pos (2U)
4809#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)
4810#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk
4811#define CAN_F5R2_FB3_Pos (3U)
4812#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)
4813#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk
4814#define CAN_F5R2_FB4_Pos (4U)
4815#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)
4816#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk
4817#define CAN_F5R2_FB5_Pos (5U)
4818#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)
4819#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk
4820#define CAN_F5R2_FB6_Pos (6U)
4821#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)
4822#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk
4823#define CAN_F5R2_FB7_Pos (7U)
4824#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)
4825#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk
4826#define CAN_F5R2_FB8_Pos (8U)
4827#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)
4828#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk
4829#define CAN_F5R2_FB9_Pos (9U)
4830#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)
4831#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk
4832#define CAN_F5R2_FB10_Pos (10U)
4833#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)
4834#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk
4835#define CAN_F5R2_FB11_Pos (11U)
4836#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)
4837#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk
4838#define CAN_F5R2_FB12_Pos (12U)
4839#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)
4840#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk
4841#define CAN_F5R2_FB13_Pos (13U)
4842#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)
4843#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk
4844#define CAN_F5R2_FB14_Pos (14U)
4845#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)
4846#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk
4847#define CAN_F5R2_FB15_Pos (15U)
4848#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)
4849#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk
4850#define CAN_F5R2_FB16_Pos (16U)
4851#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)
4852#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk
4853#define CAN_F5R2_FB17_Pos (17U)
4854#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)
4855#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk
4856#define CAN_F5R2_FB18_Pos (18U)
4857#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)
4858#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk
4859#define CAN_F5R2_FB19_Pos (19U)
4860#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)
4861#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk
4862#define CAN_F5R2_FB20_Pos (20U)
4863#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)
4864#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk
4865#define CAN_F5R2_FB21_Pos (21U)
4866#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)
4867#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk
4868#define CAN_F5R2_FB22_Pos (22U)
4869#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)
4870#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk
4871#define CAN_F5R2_FB23_Pos (23U)
4872#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)
4873#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk
4874#define CAN_F5R2_FB24_Pos (24U)
4875#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)
4876#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk
4877#define CAN_F5R2_FB25_Pos (25U)
4878#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)
4879#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk
4880#define CAN_F5R2_FB26_Pos (26U)
4881#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)
4882#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk
4883#define CAN_F5R2_FB27_Pos (27U)
4884#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)
4885#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk
4886#define CAN_F5R2_FB28_Pos (28U)
4887#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)
4888#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk
4889#define CAN_F5R2_FB29_Pos (29U)
4890#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)
4891#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk
4892#define CAN_F5R2_FB30_Pos (30U)
4893#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)
4894#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk
4895#define CAN_F5R2_FB31_Pos (31U)
4896#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)
4897#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk
4899/******************* Bit definition for CAN_F6R2 register *******************/
4900#define CAN_F6R2_FB0_Pos (0U)
4901#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)
4902#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk
4903#define CAN_F6R2_FB1_Pos (1U)
4904#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)
4905#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk
4906#define CAN_F6R2_FB2_Pos (2U)
4907#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)
4908#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk
4909#define CAN_F6R2_FB3_Pos (3U)
4910#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)
4911#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk
4912#define CAN_F6R2_FB4_Pos (4U)
4913#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)
4914#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk
4915#define CAN_F6R2_FB5_Pos (5U)
4916#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)
4917#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk
4918#define CAN_F6R2_FB6_Pos (6U)
4919#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)
4920#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk
4921#define CAN_F6R2_FB7_Pos (7U)
4922#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)
4923#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk
4924#define CAN_F6R2_FB8_Pos (8U)
4925#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)
4926#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk
4927#define CAN_F6R2_FB9_Pos (9U)
4928#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)
4929#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk
4930#define CAN_F6R2_FB10_Pos (10U)
4931#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)
4932#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk
4933#define CAN_F6R2_FB11_Pos (11U)
4934#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)
4935#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk
4936#define CAN_F6R2_FB12_Pos (12U)
4937#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)
4938#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk
4939#define CAN_F6R2_FB13_Pos (13U)
4940#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)
4941#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk
4942#define CAN_F6R2_FB14_Pos (14U)
4943#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)
4944#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk
4945#define CAN_F6R2_FB15_Pos (15U)
4946#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)
4947#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk
4948#define CAN_F6R2_FB16_Pos (16U)
4949#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)
4950#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk
4951#define CAN_F6R2_FB17_Pos (17U)
4952#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)
4953#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk
4954#define CAN_F6R2_FB18_Pos (18U)
4955#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)
4956#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk
4957#define CAN_F6R2_FB19_Pos (19U)
4958#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)
4959#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk
4960#define CAN_F6R2_FB20_Pos (20U)
4961#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)
4962#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk
4963#define CAN_F6R2_FB21_Pos (21U)
4964#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)
4965#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk
4966#define CAN_F6R2_FB22_Pos (22U)
4967#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)
4968#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk
4969#define CAN_F6R2_FB23_Pos (23U)
4970#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)
4971#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk
4972#define CAN_F6R2_FB24_Pos (24U)
4973#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)
4974#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk
4975#define CAN_F6R2_FB25_Pos (25U)
4976#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)
4977#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk
4978#define CAN_F6R2_FB26_Pos (26U)
4979#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)
4980#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk
4981#define CAN_F6R2_FB27_Pos (27U)
4982#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)
4983#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk
4984#define CAN_F6R2_FB28_Pos (28U)
4985#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)
4986#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk
4987#define CAN_F6R2_FB29_Pos (29U)
4988#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)
4989#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk
4990#define CAN_F6R2_FB30_Pos (30U)
4991#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)
4992#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk
4993#define CAN_F6R2_FB31_Pos (31U)
4994#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)
4995#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk
4997/******************* Bit definition for CAN_F7R2 register *******************/
4998#define CAN_F7R2_FB0_Pos (0U)
4999#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)
5000#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk
5001#define CAN_F7R2_FB1_Pos (1U)
5002#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)
5003#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk
5004#define CAN_F7R2_FB2_Pos (2U)
5005#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)
5006#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk
5007#define CAN_F7R2_FB3_Pos (3U)
5008#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)
5009#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk
5010#define CAN_F7R2_FB4_Pos (4U)
5011#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)
5012#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk
5013#define CAN_F7R2_FB5_Pos (5U)
5014#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)
5015#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk
5016#define CAN_F7R2_FB6_Pos (6U)
5017#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)
5018#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk
5019#define CAN_F7R2_FB7_Pos (7U)
5020#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)
5021#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk
5022#define CAN_F7R2_FB8_Pos (8U)
5023#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)
5024#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk
5025#define CAN_F7R2_FB9_Pos (9U)
5026#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)
5027#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk
5028#define CAN_F7R2_FB10_Pos (10U)
5029#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)
5030#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk
5031#define CAN_F7R2_FB11_Pos (11U)
5032#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)
5033#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk
5034#define CAN_F7R2_FB12_Pos (12U)
5035#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)
5036#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk
5037#define CAN_F7R2_FB13_Pos (13U)
5038#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)
5039#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk
5040#define CAN_F7R2_FB14_Pos (14U)
5041#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)
5042#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk
5043#define CAN_F7R2_FB15_Pos (15U)
5044#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)
5045#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk
5046#define CAN_F7R2_FB16_Pos (16U)
5047#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)
5048#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk
5049#define CAN_F7R2_FB17_Pos (17U)
5050#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)
5051#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk
5052#define CAN_F7R2_FB18_Pos (18U)
5053#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)
5054#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk
5055#define CAN_F7R2_FB19_Pos (19U)
5056#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)
5057#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk
5058#define CAN_F7R2_FB20_Pos (20U)
5059#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)
5060#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk
5061#define CAN_F7R2_FB21_Pos (21U)
5062#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)
5063#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk
5064#define CAN_F7R2_FB22_Pos (22U)
5065#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)
5066#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk
5067#define CAN_F7R2_FB23_Pos (23U)
5068#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)
5069#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk
5070#define CAN_F7R2_FB24_Pos (24U)
5071#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)
5072#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk
5073#define CAN_F7R2_FB25_Pos (25U)
5074#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)
5075#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk
5076#define CAN_F7R2_FB26_Pos (26U)
5077#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)
5078#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk
5079#define CAN_F7R2_FB27_Pos (27U)
5080#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)
5081#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk
5082#define CAN_F7R2_FB28_Pos (28U)
5083#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)
5084#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk
5085#define CAN_F7R2_FB29_Pos (29U)
5086#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)
5087#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk
5088#define CAN_F7R2_FB30_Pos (30U)
5089#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)
5090#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk
5091#define CAN_F7R2_FB31_Pos (31U)
5092#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)
5093#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk
5095/******************* Bit definition for CAN_F8R2 register *******************/
5096#define CAN_F8R2_FB0_Pos (0U)
5097#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)
5098#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk
5099#define CAN_F8R2_FB1_Pos (1U)
5100#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)
5101#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk
5102#define CAN_F8R2_FB2_Pos (2U)
5103#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)
5104#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk
5105#define CAN_F8R2_FB3_Pos (3U)
5106#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)
5107#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk
5108#define CAN_F8R2_FB4_Pos (4U)
5109#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)
5110#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk
5111#define CAN_F8R2_FB5_Pos (5U)
5112#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)
5113#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk
5114#define CAN_F8R2_FB6_Pos (6U)
5115#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)
5116#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk
5117#define CAN_F8R2_FB7_Pos (7U)
5118#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)
5119#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk
5120#define CAN_F8R2_FB8_Pos (8U)
5121#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)
5122#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk
5123#define CAN_F8R2_FB9_Pos (9U)
5124#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)
5125#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk
5126#define CAN_F8R2_FB10_Pos (10U)
5127#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)
5128#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk
5129#define CAN_F8R2_FB11_Pos (11U)
5130#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)
5131#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk
5132#define CAN_F8R2_FB12_Pos (12U)
5133#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)
5134#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk
5135#define CAN_F8R2_FB13_Pos (13U)
5136#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)
5137#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk
5138#define CAN_F8R2_FB14_Pos (14U)
5139#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)
5140#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk
5141#define CAN_F8R2_FB15_Pos (15U)
5142#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)
5143#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk
5144#define CAN_F8R2_FB16_Pos (16U)
5145#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)
5146#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk
5147#define CAN_F8R2_FB17_Pos (17U)
5148#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)
5149#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk
5150#define CAN_F8R2_FB18_Pos (18U)
5151#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)
5152#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk
5153#define CAN_F8R2_FB19_Pos (19U)
5154#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)
5155#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk
5156#define CAN_F8R2_FB20_Pos (20U)
5157#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)
5158#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk
5159#define CAN_F8R2_FB21_Pos (21U)
5160#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)
5161#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk
5162#define CAN_F8R2_FB22_Pos (22U)
5163#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)
5164#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk
5165#define CAN_F8R2_FB23_Pos (23U)
5166#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)
5167#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk
5168#define CAN_F8R2_FB24_Pos (24U)
5169#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)
5170#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk
5171#define CAN_F8R2_FB25_Pos (25U)
5172#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)
5173#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk
5174#define CAN_F8R2_FB26_Pos (26U)
5175#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)
5176#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk
5177#define CAN_F8R2_FB27_Pos (27U)
5178#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)
5179#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk
5180#define CAN_F8R2_FB28_Pos (28U)
5181#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)
5182#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk
5183#define CAN_F8R2_FB29_Pos (29U)
5184#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)
5185#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk
5186#define CAN_F8R2_FB30_Pos (30U)
5187#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)
5188#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk
5189#define CAN_F8R2_FB31_Pos (31U)
5190#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)
5191#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk
5193/******************* Bit definition for CAN_F9R2 register *******************/
5194#define CAN_F9R2_FB0_Pos (0U)
5195#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)
5196#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk
5197#define CAN_F9R2_FB1_Pos (1U)
5198#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)
5199#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk
5200#define CAN_F9R2_FB2_Pos (2U)
5201#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)
5202#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk
5203#define CAN_F9R2_FB3_Pos (3U)
5204#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)
5205#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk
5206#define CAN_F9R2_FB4_Pos (4U)
5207#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)
5208#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk
5209#define CAN_F9R2_FB5_Pos (5U)
5210#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)
5211#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk
5212#define CAN_F9R2_FB6_Pos (6U)
5213#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)
5214#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk
5215#define CAN_F9R2_FB7_Pos (7U)
5216#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)
5217#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk
5218#define CAN_F9R2_FB8_Pos (8U)
5219#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)
5220#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk
5221#define CAN_F9R2_FB9_Pos (9U)
5222#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)
5223#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk
5224#define CAN_F9R2_FB10_Pos (10U)
5225#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)
5226#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk
5227#define CAN_F9R2_FB11_Pos (11U)
5228#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)
5229#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk
5230#define CAN_F9R2_FB12_Pos (12U)
5231#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)
5232#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk
5233#define CAN_F9R2_FB13_Pos (13U)
5234#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)
5235#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk
5236#define CAN_F9R2_FB14_Pos (14U)
5237#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)
5238#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk
5239#define CAN_F9R2_FB15_Pos (15U)
5240#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)
5241#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk
5242#define CAN_F9R2_FB16_Pos (16U)
5243#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)
5244#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk
5245#define CAN_F9R2_FB17_Pos (17U)
5246#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)
5247#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk
5248#define CAN_F9R2_FB18_Pos (18U)
5249#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)
5250#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk
5251#define CAN_F9R2_FB19_Pos (19U)
5252#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)
5253#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk
5254#define CAN_F9R2_FB20_Pos (20U)
5255#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)
5256#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk
5257#define CAN_F9R2_FB21_Pos (21U)
5258#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)
5259#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk
5260#define CAN_F9R2_FB22_Pos (22U)
5261#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)
5262#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk
5263#define CAN_F9R2_FB23_Pos (23U)
5264#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)
5265#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk
5266#define CAN_F9R2_FB24_Pos (24U)
5267#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)
5268#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk
5269#define CAN_F9R2_FB25_Pos (25U)
5270#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)
5271#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk
5272#define CAN_F9R2_FB26_Pos (26U)
5273#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)
5274#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk
5275#define CAN_F9R2_FB27_Pos (27U)
5276#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)
5277#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk
5278#define CAN_F9R2_FB28_Pos (28U)
5279#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)
5280#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk
5281#define CAN_F9R2_FB29_Pos (29U)
5282#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)
5283#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk
5284#define CAN_F9R2_FB30_Pos (30U)
5285#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)
5286#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk
5287#define CAN_F9R2_FB31_Pos (31U)
5288#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)
5289#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk
5291/******************* Bit definition for CAN_F10R2 register ******************/
5292#define CAN_F10R2_FB0_Pos (0U)
5293#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)
5294#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk
5295#define CAN_F10R2_FB1_Pos (1U)
5296#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)
5297#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk
5298#define CAN_F10R2_FB2_Pos (2U)
5299#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)
5300#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk
5301#define CAN_F10R2_FB3_Pos (3U)
5302#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)
5303#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk
5304#define CAN_F10R2_FB4_Pos (4U)
5305#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)
5306#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk
5307#define CAN_F10R2_FB5_Pos (5U)
5308#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)
5309#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk
5310#define CAN_F10R2_FB6_Pos (6U)
5311#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)
5312#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk
5313#define CAN_F10R2_FB7_Pos (7U)
5314#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)
5315#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk
5316#define CAN_F10R2_FB8_Pos (8U)
5317#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)
5318#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk
5319#define CAN_F10R2_FB9_Pos (9U)
5320#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)
5321#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk
5322#define CAN_F10R2_FB10_Pos (10U)
5323#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)
5324#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk
5325#define CAN_F10R2_FB11_Pos (11U)
5326#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)
5327#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk
5328#define CAN_F10R2_FB12_Pos (12U)
5329#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)
5330#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk
5331#define CAN_F10R2_FB13_Pos (13U)
5332#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)
5333#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk
5334#define CAN_F10R2_FB14_Pos (14U)
5335#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)
5336#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk
5337#define CAN_F10R2_FB15_Pos (15U)
5338#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)
5339#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk
5340#define CAN_F10R2_FB16_Pos (16U)
5341#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)
5342#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk
5343#define CAN_F10R2_FB17_Pos (17U)
5344#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)
5345#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk
5346#define CAN_F10R2_FB18_Pos (18U)
5347#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)
5348#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk
5349#define CAN_F10R2_FB19_Pos (19U)
5350#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)
5351#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk
5352#define CAN_F10R2_FB20_Pos (20U)
5353#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)
5354#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk
5355#define CAN_F10R2_FB21_Pos (21U)
5356#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)
5357#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk
5358#define CAN_F10R2_FB22_Pos (22U)
5359#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)
5360#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk
5361#define CAN_F10R2_FB23_Pos (23U)
5362#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)
5363#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk
5364#define CAN_F10R2_FB24_Pos (24U)
5365#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)
5366#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk
5367#define CAN_F10R2_FB25_Pos (25U)
5368#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)
5369#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk
5370#define CAN_F10R2_FB26_Pos (26U)
5371#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)
5372#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk
5373#define CAN_F10R2_FB27_Pos (27U)
5374#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)
5375#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk
5376#define CAN_F10R2_FB28_Pos (28U)
5377#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)
5378#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk
5379#define CAN_F10R2_FB29_Pos (29U)
5380#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)
5381#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk
5382#define CAN_F10R2_FB30_Pos (30U)
5383#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)
5384#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk
5385#define CAN_F10R2_FB31_Pos (31U)
5386#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)
5387#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk
5389/******************* Bit definition for CAN_F11R2 register ******************/
5390#define CAN_F11R2_FB0_Pos (0U)
5391#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)
5392#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk
5393#define CAN_F11R2_FB1_Pos (1U)
5394#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)
5395#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk
5396#define CAN_F11R2_FB2_Pos (2U)
5397#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)
5398#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk
5399#define CAN_F11R2_FB3_Pos (3U)
5400#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)
5401#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk
5402#define CAN_F11R2_FB4_Pos (4U)
5403#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)
5404#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk
5405#define CAN_F11R2_FB5_Pos (5U)
5406#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)
5407#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk
5408#define CAN_F11R2_FB6_Pos (6U)
5409#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)
5410#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk
5411#define CAN_F11R2_FB7_Pos (7U)
5412#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)
5413#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk
5414#define CAN_F11R2_FB8_Pos (8U)
5415#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)
5416#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk
5417#define CAN_F11R2_FB9_Pos (9U)
5418#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)
5419#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk
5420#define CAN_F11R2_FB10_Pos (10U)
5421#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)
5422#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk
5423#define CAN_F11R2_FB11_Pos (11U)
5424#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)
5425#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk
5426#define CAN_F11R2_FB12_Pos (12U)
5427#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)
5428#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk
5429#define CAN_F11R2_FB13_Pos (13U)
5430#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)
5431#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk
5432#define CAN_F11R2_FB14_Pos (14U)
5433#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)
5434#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk
5435#define CAN_F11R2_FB15_Pos (15U)
5436#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)
5437#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk
5438#define CAN_F11R2_FB16_Pos (16U)
5439#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)
5440#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk
5441#define CAN_F11R2_FB17_Pos (17U)
5442#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)
5443#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk
5444#define CAN_F11R2_FB18_Pos (18U)
5445#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)
5446#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk
5447#define CAN_F11R2_FB19_Pos (19U)
5448#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)
5449#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk
5450#define CAN_F11R2_FB20_Pos (20U)
5451#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)
5452#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk
5453#define CAN_F11R2_FB21_Pos (21U)
5454#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)
5455#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk
5456#define CAN_F11R2_FB22_Pos (22U)
5457#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)
5458#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk
5459#define CAN_F11R2_FB23_Pos (23U)
5460#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)
5461#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk
5462#define CAN_F11R2_FB24_Pos (24U)
5463#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)
5464#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk
5465#define CAN_F11R2_FB25_Pos (25U)
5466#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)
5467#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk
5468#define CAN_F11R2_FB26_Pos (26U)
5469#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)
5470#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk
5471#define CAN_F11R2_FB27_Pos (27U)
5472#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)
5473#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk
5474#define CAN_F11R2_FB28_Pos (28U)
5475#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)
5476#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk
5477#define CAN_F11R2_FB29_Pos (29U)
5478#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)
5479#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk
5480#define CAN_F11R2_FB30_Pos (30U)
5481#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)
5482#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk
5483#define CAN_F11R2_FB31_Pos (31U)
5484#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)
5485#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk
5487/******************* Bit definition for CAN_F12R2 register ******************/
5488#define CAN_F12R2_FB0_Pos (0U)
5489#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)
5490#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk
5491#define CAN_F12R2_FB1_Pos (1U)
5492#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)
5493#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk
5494#define CAN_F12R2_FB2_Pos (2U)
5495#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)
5496#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk
5497#define CAN_F12R2_FB3_Pos (3U)
5498#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)
5499#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk
5500#define CAN_F12R2_FB4_Pos (4U)
5501#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)
5502#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk
5503#define CAN_F12R2_FB5_Pos (5U)
5504#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)
5505#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk
5506#define CAN_F12R2_FB6_Pos (6U)
5507#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)
5508#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk
5509#define CAN_F12R2_FB7_Pos (7U)
5510#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)
5511#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk
5512#define CAN_F12R2_FB8_Pos (8U)
5513#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)
5514#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk
5515#define CAN_F12R2_FB9_Pos (9U)
5516#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)
5517#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk
5518#define CAN_F12R2_FB10_Pos (10U)
5519#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)
5520#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk
5521#define CAN_F12R2_FB11_Pos (11U)
5522#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)
5523#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk
5524#define CAN_F12R2_FB12_Pos (12U)
5525#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)
5526#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk
5527#define CAN_F12R2_FB13_Pos (13U)
5528#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)
5529#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk
5530#define CAN_F12R2_FB14_Pos (14U)
5531#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)
5532#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk
5533#define CAN_F12R2_FB15_Pos (15U)
5534#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)
5535#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk
5536#define CAN_F12R2_FB16_Pos (16U)
5537#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)
5538#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk
5539#define CAN_F12R2_FB17_Pos (17U)
5540#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)
5541#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk
5542#define CAN_F12R2_FB18_Pos (18U)
5543#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)
5544#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk
5545#define CAN_F12R2_FB19_Pos (19U)
5546#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)
5547#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk
5548#define CAN_F12R2_FB20_Pos (20U)
5549#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)
5550#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk
5551#define CAN_F12R2_FB21_Pos (21U)
5552#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)
5553#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk
5554#define CAN_F12R2_FB22_Pos (22U)
5555#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)
5556#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk
5557#define CAN_F12R2_FB23_Pos (23U)
5558#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)
5559#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk
5560#define CAN_F12R2_FB24_Pos (24U)
5561#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)
5562#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk
5563#define CAN_F12R2_FB25_Pos (25U)
5564#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)
5565#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk
5566#define CAN_F12R2_FB26_Pos (26U)
5567#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)
5568#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk
5569#define CAN_F12R2_FB27_Pos (27U)
5570#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)
5571#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk
5572#define CAN_F12R2_FB28_Pos (28U)
5573#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)
5574#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk
5575#define CAN_F12R2_FB29_Pos (29U)
5576#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)
5577#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk
5578#define CAN_F12R2_FB30_Pos (30U)
5579#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)
5580#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk
5581#define CAN_F12R2_FB31_Pos (31U)
5582#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)
5583#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk
5585/******************* Bit definition for CAN_F13R2 register ******************/
5586#define CAN_F13R2_FB0_Pos (0U)
5587#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)
5588#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk
5589#define CAN_F13R2_FB1_Pos (1U)
5590#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)
5591#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk
5592#define CAN_F13R2_FB2_Pos (2U)
5593#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)
5594#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk
5595#define CAN_F13R2_FB3_Pos (3U)
5596#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)
5597#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk
5598#define CAN_F13R2_FB4_Pos (4U)
5599#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)
5600#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk
5601#define CAN_F13R2_FB5_Pos (5U)
5602#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)
5603#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk
5604#define CAN_F13R2_FB6_Pos (6U)
5605#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)
5606#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk
5607#define CAN_F13R2_FB7_Pos (7U)
5608#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)
5609#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk
5610#define CAN_F13R2_FB8_Pos (8U)
5611#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)
5612#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk
5613#define CAN_F13R2_FB9_Pos (9U)
5614#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)
5615#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk
5616#define CAN_F13R2_FB10_Pos (10U)
5617#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)
5618#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk
5619#define CAN_F13R2_FB11_Pos (11U)
5620#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)
5621#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk
5622#define CAN_F13R2_FB12_Pos (12U)
5623#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)
5624#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk
5625#define CAN_F13R2_FB13_Pos (13U)
5626#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)
5627#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk
5628#define CAN_F13R2_FB14_Pos (14U)
5629#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)
5630#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk
5631#define CAN_F13R2_FB15_Pos (15U)
5632#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)
5633#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk
5634#define CAN_F13R2_FB16_Pos (16U)
5635#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)
5636#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk
5637#define CAN_F13R2_FB17_Pos (17U)
5638#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)
5639#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk
5640#define CAN_F13R2_FB18_Pos (18U)
5641#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)
5642#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk
5643#define CAN_F13R2_FB19_Pos (19U)
5644#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)
5645#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk
5646#define CAN_F13R2_FB20_Pos (20U)
5647#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)
5648#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk
5649#define CAN_F13R2_FB21_Pos (21U)
5650#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)
5651#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk
5652#define CAN_F13R2_FB22_Pos (22U)
5653#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)
5654#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk
5655#define CAN_F13R2_FB23_Pos (23U)
5656#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)
5657#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk
5658#define CAN_F13R2_FB24_Pos (24U)
5659#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)
5660#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk
5661#define CAN_F13R2_FB25_Pos (25U)
5662#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)
5663#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk
5664#define CAN_F13R2_FB26_Pos (26U)
5665#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)
5666#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk
5667#define CAN_F13R2_FB27_Pos (27U)
5668#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)
5669#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk
5670#define CAN_F13R2_FB28_Pos (28U)
5671#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)
5672#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk
5673#define CAN_F13R2_FB29_Pos (29U)
5674#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)
5675#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk
5676#define CAN_F13R2_FB30_Pos (30U)
5677#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)
5678#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk
5679#define CAN_F13R2_FB31_Pos (31U)
5680#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)
5681#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk
5683/******************************************************************************/
5684/* */
5685/* HDMI-CEC (CEC) */
5686/* */
5687/******************************************************************************/
5688
5689/******************* Bit definition for CEC_CR register *********************/
5690#define CEC_CR_CECEN_Pos (0U)
5691#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)
5692#define CEC_CR_CECEN CEC_CR_CECEN_Msk
5693#define CEC_CR_TXSOM_Pos (1U)
5694#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)
5695#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk
5696#define CEC_CR_TXEOM_Pos (2U)
5697#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)
5698#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk
5700/******************* Bit definition for CEC_CFGR register *******************/
5701#define CEC_CFGR_SFT_Pos (0U)
5702#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)
5703#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk
5704#define CEC_CFGR_RXTOL_Pos (3U)
5705#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)
5706#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk
5707#define CEC_CFGR_BRESTP_Pos (4U)
5708#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)
5709#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk
5710#define CEC_CFGR_BREGEN_Pos (5U)
5711#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)
5712#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk
5713#define CEC_CFGR_LBPEGEN_Pos (6U)
5714#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)
5715#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk
5716#define CEC_CFGR_BRDNOGEN_Pos (7U)
5717#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)
5718#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk
5719#define CEC_CFGR_SFTOPT_Pos (8U)
5720#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)
5721#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk
5722#define CEC_CFGR_OAR_Pos (16U)
5723#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)
5724#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk
5725#define CEC_CFGR_LSTN_Pos (31U)
5726#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)
5727#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk
5729/******************* Bit definition for CEC_TXDR register *******************/
5730#define CEC_TXDR_TXD_Pos (0U)
5731#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)
5732#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk
5734/******************* Bit definition for CEC_RXDR register *******************/
5735#define CEC_RXDR_RXD_Pos (0U)
5736#define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos)
5737#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk
5739/******************* Bit definition for CEC_ISR register ********************/
5740#define CEC_ISR_RXBR_Pos (0U)
5741#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)
5742#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk
5743#define CEC_ISR_RXEND_Pos (1U)
5744#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)
5745#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk
5746#define CEC_ISR_RXOVR_Pos (2U)
5747#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)
5748#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk
5749#define CEC_ISR_BRE_Pos (3U)
5750#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)
5751#define CEC_ISR_BRE CEC_ISR_BRE_Msk
5752#define CEC_ISR_SBPE_Pos (4U)
5753#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)
5754#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk
5755#define CEC_ISR_LBPE_Pos (5U)
5756#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)
5757#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk
5758#define CEC_ISR_RXACKE_Pos (6U)
5759#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)
5760#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk
5761#define CEC_ISR_ARBLST_Pos (7U)
5762#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)
5763#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk
5764#define CEC_ISR_TXBR_Pos (8U)
5765#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)
5766#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk
5767#define CEC_ISR_TXEND_Pos (9U)
5768#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)
5769#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk
5770#define CEC_ISR_TXUDR_Pos (10U)
5771#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)
5772#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk
5773#define CEC_ISR_TXERR_Pos (11U)
5774#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)
5775#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk
5776#define CEC_ISR_TXACKE_Pos (12U)
5777#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)
5778#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk
5780/******************* Bit definition for CEC_IER register ********************/
5781#define CEC_IER_RXBRIE_Pos (0U)
5782#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)
5783#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk
5784#define CEC_IER_RXENDIE_Pos (1U)
5785#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)
5786#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk
5787#define CEC_IER_RXOVRIE_Pos (2U)
5788#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)
5789#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk
5790#define CEC_IER_BREIE_Pos (3U)
5791#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)
5792#define CEC_IER_BREIE CEC_IER_BREIE_Msk
5793#define CEC_IER_SBPEIE_Pos (4U)
5794#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)
5795#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk
5796#define CEC_IER_LBPEIE_Pos (5U)
5797#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)
5798#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk
5799#define CEC_IER_RXACKEIE_Pos (6U)
5800#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)
5801#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk
5802#define CEC_IER_ARBLSTIE_Pos (7U)
5803#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)
5804#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk
5805#define CEC_IER_TXBRIE_Pos (8U)
5806#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)
5807#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk
5808#define CEC_IER_TXENDIE_Pos (9U)
5809#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)
5810#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk
5811#define CEC_IER_TXUDRIE_Pos (10U)
5812#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)
5813#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk
5814#define CEC_IER_TXERRIE_Pos (11U)
5815#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)
5816#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk
5817#define CEC_IER_TXACKEIE_Pos (12U)
5818#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)
5819#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk
5821/******************************************************************************/
5822/* */
5823/* CRC calculation unit */
5824/* */
5825/******************************************************************************/
5826/******************* Bit definition for CRC_DR register *********************/
5827#define CRC_DR_DR_Pos (0U)
5828#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
5829#define CRC_DR_DR CRC_DR_DR_Msk
5831/******************* Bit definition for CRC_IDR register ********************/
5832#define CRC_IDR_IDR_Pos (0U)
5833#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)
5834#define CRC_IDR_IDR CRC_IDR_IDR_Msk
5836/******************** Bit definition for CRC_CR register ********************/
5837#define CRC_CR_RESET_Pos (0U)
5838#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
5839#define CRC_CR_RESET CRC_CR_RESET_Msk
5840#define CRC_CR_POLYSIZE_Pos (3U)
5841#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)
5842#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk
5843#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)
5844#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)
5845#define CRC_CR_REV_IN_Pos (5U)
5846#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)
5847#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk
5848#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)
5849#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)
5850#define CRC_CR_REV_OUT_Pos (7U)
5851#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)
5852#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk
5854/******************* Bit definition for CRC_INIT register *******************/
5855#define CRC_INIT_INIT_Pos (0U)
5856#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
5857#define CRC_INIT_INIT CRC_INIT_INIT_Msk
5859/******************* Bit definition for CRC_POL register ********************/
5860#define CRC_POL_POL_Pos (0U)
5861#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)
5862#define CRC_POL_POL CRC_POL_POL_Msk
5865/******************************************************************************/
5866/* */
5867/* Digital to Analog Converter */
5868/* */
5869/******************************************************************************/
5870/******************** Bit definition for DAC_CR register ********************/
5871#define DAC_CR_EN1_Pos (0U)
5872#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)
5873#define DAC_CR_EN1 DAC_CR_EN1_Msk
5874#define DAC_CR_BOFF1_Pos (1U)
5875#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)
5876#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk
5877#define DAC_CR_TEN1_Pos (2U)
5878#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)
5879#define DAC_CR_TEN1 DAC_CR_TEN1_Msk
5880#define DAC_CR_TSEL1_Pos (3U)
5881#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)
5882#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk
5883#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)
5884#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)
5885#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)
5886#define DAC_CR_WAVE1_Pos (6U)
5887#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)
5888#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk
5889#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)
5890#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)
5891#define DAC_CR_MAMP1_Pos (8U)
5892#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)
5893#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk
5894#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)
5895#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)
5896#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)
5897#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)
5898#define DAC_CR_DMAEN1_Pos (12U)
5899#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)
5900#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk
5901#define DAC_CR_DMAUDRIE1_Pos (13U)
5902#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)
5903#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk
5904#define DAC_CR_EN2_Pos (16U)
5905#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)
5906#define DAC_CR_EN2 DAC_CR_EN2_Msk
5907#define DAC_CR_BOFF2_Pos (17U)
5908#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)
5909#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk
5910#define DAC_CR_TEN2_Pos (18U)
5911#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)
5912#define DAC_CR_TEN2 DAC_CR_TEN2_Msk
5913#define DAC_CR_TSEL2_Pos (19U)
5914#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)
5915#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk
5916#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)
5917#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)
5918#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)
5919#define DAC_CR_WAVE2_Pos (22U)
5920#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)
5921#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk
5922#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)
5923#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)
5924#define DAC_CR_MAMP2_Pos (24U)
5925#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)
5926#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk
5927#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)
5928#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)
5929#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)
5930#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)
5931#define DAC_CR_DMAEN2_Pos (28U)
5932#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)
5933#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk
5934#define DAC_CR_DMAUDRIE2_Pos (29U)
5935#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)
5936#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk
5938/***************** Bit definition for DAC_SWTRIGR register ******************/
5939#define DAC_SWTRIGR_SWTRIG1_Pos (0U)
5940#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
5941#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk
5942#define DAC_SWTRIGR_SWTRIG2_Pos (1U)
5943#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
5944#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk
5946/***************** Bit definition for DAC_DHR12R1 register ******************/
5947#define DAC_DHR12R1_DACC1DHR_Pos (0U)
5948#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
5949#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk
5951/***************** Bit definition for DAC_DHR12L1 register ******************/
5952#define DAC_DHR12L1_DACC1DHR_Pos (4U)
5953#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
5954#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk
5956/****************** Bit definition for DAC_DHR8R1 register ******************/
5957#define DAC_DHR8R1_DACC1DHR_Pos (0U)
5958#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
5959#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk
5961/***************** Bit definition for DAC_DHR12R2 register ******************/
5962#define DAC_DHR12R2_DACC2DHR_Pos (0U)
5963#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
5964#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk
5966/***************** Bit definition for DAC_DHR12L2 register ******************/
5967#define DAC_DHR12L2_DACC2DHR_Pos (4U)
5968#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
5969#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk
5971/****************** Bit definition for DAC_DHR8R2 register ******************/
5972#define DAC_DHR8R2_DACC2DHR_Pos (0U)
5973#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
5974#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk
5976/***************** Bit definition for DAC_DHR12RD register ******************/
5977#define DAC_DHR12RD_DACC1DHR_Pos (0U)
5978#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
5979#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk
5980#define DAC_DHR12RD_DACC2DHR_Pos (16U)
5981#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
5982#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk
5984/***************** Bit definition for DAC_DHR12LD register ******************/
5985#define DAC_DHR12LD_DACC1DHR_Pos (4U)
5986#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
5987#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk
5988#define DAC_DHR12LD_DACC2DHR_Pos (20U)
5989#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
5990#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk
5992/****************** Bit definition for DAC_DHR8RD register ******************/
5993#define DAC_DHR8RD_DACC1DHR_Pos (0U)
5994#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
5995#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk
5996#define DAC_DHR8RD_DACC2DHR_Pos (8U)
5997#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
5998#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk
6000/******************* Bit definition for DAC_DOR1 register *******************/
6001#define DAC_DOR1_DACC1DOR_Pos (0U)
6002#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
6003#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk
6005/******************* Bit definition for DAC_DOR2 register *******************/
6006#define DAC_DOR2_DACC2DOR_Pos (0U)
6007#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
6008#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk
6010/******************** Bit definition for DAC_SR register ********************/
6011#define DAC_SR_DMAUDR1_Pos (13U)
6012#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)
6013#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk
6014#define DAC_SR_DMAUDR2_Pos (29U)
6015#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)
6016#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk
6018/******************************************************************************/
6019/* */
6020/* Digital Filter for Sigma Delta Modulators */
6021/* */
6022/******************************************************************************/
6023
6024/**************** DFSDM channel configuration registers ********************/
6025
6026/*************** Bit definition for DFSDM_CHCFGR1 register ******************/
6027#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
6028#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)
6029#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk
6030#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
6031#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)
6032#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk
6033#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
6034#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)
6035#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk
6036#define DFSDM_CHCFGR1_DATPACK_Pos (14U)
6037#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)
6038#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk
6039#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)
6040#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)
6041#define DFSDM_CHCFGR1_DATMPX_Pos (12U)
6042#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)
6043#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk
6044#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)
6045#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)
6046#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
6047#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)
6048#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk
6049#define DFSDM_CHCFGR1_CHEN_Pos (7U)
6050#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)
6051#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk
6052#define DFSDM_CHCFGR1_CKABEN_Pos (6U)
6053#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)
6054#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk
6055#define DFSDM_CHCFGR1_SCDEN_Pos (5U)
6056#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)
6057#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk
6058#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
6059#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6060#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk
6061#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6062#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6063#define DFSDM_CHCFGR1_SITP_Pos (0U)
6064#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)
6065#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk
6066#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)
6067#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)
6069/*************** Bit definition for DFSDM_CHCFGR2 register ******************/
6070#define DFSDM_CHCFGR2_OFFSET_Pos (8U)
6071#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)
6072#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk
6073#define DFSDM_CHCFGR2_DTRBS_Pos (3U)
6074#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)
6075#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk
6077/****************** Bit definition for DFSDM_CHAWSCDR register *****************/
6078#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
6079#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6080#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk
6081#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6082#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6083#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
6084#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)
6085#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk
6086#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
6087#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)
6088#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk
6089#define DFSDM_CHAWSCDR_SCDT_Pos (0U)
6090#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)
6091#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk
6093/**************** Bit definition for DFSDM_CHWDATR register *******************/
6094#define DFSDM_CHWDATR_WDATA_Pos (0U)
6095#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)
6096#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk
6098/**************** Bit definition for DFSDM_CHDATINR register *****************/
6099#define DFSDM_CHDATINR_INDAT0_Pos (0U)
6100#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)
6101#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk
6102#define DFSDM_CHDATINR_INDAT1_Pos (16U)
6103#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)
6104#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk
6106/************************ DFSDM module registers ****************************/
6107
6108/******************** Bit definition for DFSDM_FLTCR1 register *******************/
6109#define DFSDM_FLTCR1_AWFSEL_Pos (30U)
6110#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)
6111#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk
6112#define DFSDM_FLTCR1_FAST_Pos (29U)
6113#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)
6114#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk
6115#define DFSDM_FLTCR1_RCH_Pos (24U)
6116#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)
6117#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk
6118#define DFSDM_FLTCR1_RDMAEN_Pos (21U)
6119#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)
6120#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk
6121#define DFSDM_FLTCR1_RSYNC_Pos (19U)
6122#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)
6123#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk
6124#define DFSDM_FLTCR1_RCONT_Pos (18U)
6125#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)
6126#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk
6127#define DFSDM_FLTCR1_RSWSTART_Pos (17U)
6128#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)
6129#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk
6130#define DFSDM_FLTCR1_JEXTEN_Pos (13U)
6131#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)
6132#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk
6133#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)
6134#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)
6135#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
6136#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)
6137#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk
6138#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6139#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6140#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6141#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6142#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6143#define DFSDM_FLTCR1_JDMAEN_Pos (5U)
6144#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)
6145#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk
6146#define DFSDM_FLTCR1_JSCAN_Pos (4U)
6147#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)
6148#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk
6149#define DFSDM_FLTCR1_JSYNC_Pos (3U)
6150#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)
6151#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk
6152#define DFSDM_FLTCR1_JSWSTART_Pos (1U)
6153#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)
6154#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk
6155#define DFSDM_FLTCR1_DFEN_Pos (0U)
6156#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)
6157#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk
6159/******************** Bit definition for DFSDM_FLTCR2 register *******************/
6160#define DFSDM_FLTCR2_AWDCH_Pos (16U)
6161#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)
6162#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk
6163#define DFSDM_FLTCR2_EXCH_Pos (8U)
6164#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)
6165#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk
6166#define DFSDM_FLTCR2_CKABIE_Pos (6U)
6167#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)
6168#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk
6169#define DFSDM_FLTCR2_SCDIE_Pos (5U)
6170#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)
6171#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk
6172#define DFSDM_FLTCR2_AWDIE_Pos (4U)
6173#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)
6174#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk
6175#define DFSDM_FLTCR2_ROVRIE_Pos (3U)
6176#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)
6177#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk
6178#define DFSDM_FLTCR2_JOVRIE_Pos (2U)
6179#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)
6180#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk
6181#define DFSDM_FLTCR2_REOCIE_Pos (1U)
6182#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)
6183#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk
6184#define DFSDM_FLTCR2_JEOCIE_Pos (0U)
6185#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)
6186#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk
6188/******************** Bit definition for DFSDM_FLTISR register *******************/
6189#define DFSDM_FLTISR_SCDF_Pos (24U)
6190#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)
6191#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk
6192#define DFSDM_FLTISR_CKABF_Pos (16U)
6193#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)
6194#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk
6195#define DFSDM_FLTISR_RCIP_Pos (14U)
6196#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)
6197#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk
6198#define DFSDM_FLTISR_JCIP_Pos (13U)
6199#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)
6200#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk
6201#define DFSDM_FLTISR_AWDF_Pos (4U)
6202#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)
6203#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk
6204#define DFSDM_FLTISR_ROVRF_Pos (3U)
6205#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)
6206#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk
6207#define DFSDM_FLTISR_JOVRF_Pos (2U)
6208#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)
6209#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk
6210#define DFSDM_FLTISR_REOCF_Pos (1U)
6211#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)
6212#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk
6213#define DFSDM_FLTISR_JEOCF_Pos (0U)
6214#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)
6215#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk
6217/******************** Bit definition for DFSDM_FLTICR register *******************/
6218#define DFSDM_FLTICR_CLRSCDF_Pos (24U)
6219#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)
6220#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk
6221#define DFSDM_FLTICR_CLRCKABF_Pos (16U)
6222#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)
6223#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk
6224#define DFSDM_FLTICR_CLRROVRF_Pos (3U)
6225#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)
6226#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk
6227#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
6228#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)
6229#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk
6231/******************* Bit definition for DFSDM_FLTJCHGR register ******************/
6232#define DFSDM_FLTJCHGR_JCHG_Pos (0U)
6233#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)
6234#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk
6236/******************** Bit definition for DFSDM_FLTFCR register *******************/
6237#define DFSDM_FLTFCR_FORD_Pos (29U)
6238#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)
6239#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk
6240#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)
6241#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)
6242#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)
6243#define DFSDM_FLTFCR_FOSR_Pos (16U)
6244#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)
6245#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk
6246#define DFSDM_FLTFCR_IOSR_Pos (0U)
6247#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)
6248#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk
6250/****************** Bit definition for DFSDM_FLTJDATAR register *****************/
6251#define DFSDM_FLTJDATAR_JDATA_Pos (8U)
6252#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)
6253#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk
6254#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
6255#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)
6256#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk
6258/****************** Bit definition for DFSDM_FLTRDATAR register *****************/
6259#define DFSDM_FLTRDATAR_RDATA_Pos (8U)
6260#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)
6261#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk
6262#define DFSDM_FLTRDATAR_RPEND_Pos (4U)
6263#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)
6264#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk
6265#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
6266#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)
6267#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk
6269/****************** Bit definition for DFSDM_FLTAWHTR register ******************/
6270#define DFSDM_FLTAWHTR_AWHT_Pos (8U)
6271#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)
6272#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk
6273#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
6274#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)
6275#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk
6277/****************** Bit definition for DFSDM_FLTAWLTR register ******************/
6278#define DFSDM_FLTAWLTR_AWLT_Pos (8U)
6279#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)
6280#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk
6281#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
6282#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)
6283#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk
6285/****************** Bit definition for DFSDM_FLTAWSR register ******************/
6286#define DFSDM_FLTAWSR_AWHTF_Pos (8U)
6287#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)
6288#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk
6289#define DFSDM_FLTAWSR_AWLTF_Pos (0U)
6290#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)
6291#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk
6293/****************** Bit definition for DFSDM_FLTAWCFR register *****************/
6294#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
6295#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)
6296#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk
6297#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
6298#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)
6299#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk
6301/****************** Bit definition for DFSDM_FLTEXMAX register ******************/
6302#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
6303#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)
6304#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk
6305#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
6306#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)
6307#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk
6309/****************** Bit definition for DFSDM_FLTEXMIN register ******************/
6310#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
6311#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)
6312#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk
6313#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
6314#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)
6315#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk
6317/****************** Bit definition for DFSDM_FLTCNVTIMR register ******************/
6318#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
6319#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)
6320#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk
6322/* Legacy Defines */
6323#define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos
6324#define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk
6325#define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF
6326
6327/******************************************************************************/
6328/* */
6329/* Debug MCU */
6330/* */
6331/******************************************************************************/
6332
6333/******************************************************************************/
6334/* */
6335/* DCMI */
6336/* */
6337/******************************************************************************/
6338/******************** Bits definition for DCMI_CR register ******************/
6339#define DCMI_CR_CAPTURE_Pos (0U)
6340#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)
6341#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk
6342#define DCMI_CR_CM_Pos (1U)
6343#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)
6344#define DCMI_CR_CM DCMI_CR_CM_Msk
6345#define DCMI_CR_CROP_Pos (2U)
6346#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)
6347#define DCMI_CR_CROP DCMI_CR_CROP_Msk
6348#define DCMI_CR_JPEG_Pos (3U)
6349#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)
6350#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk
6351#define DCMI_CR_ESS_Pos (4U)
6352#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)
6353#define DCMI_CR_ESS DCMI_CR_ESS_Msk
6354#define DCMI_CR_PCKPOL_Pos (5U)
6355#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)
6356#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk
6357#define DCMI_CR_HSPOL_Pos (6U)
6358#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)
6359#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk
6360#define DCMI_CR_VSPOL_Pos (7U)
6361#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)
6362#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk
6363#define DCMI_CR_FCRC_0 0x00000100U
6364#define DCMI_CR_FCRC_1 0x00000200U
6365#define DCMI_CR_EDM_0 0x00000400U
6366#define DCMI_CR_EDM_1 0x00000800U
6367#define DCMI_CR_CRE_Pos (12U)
6368#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)
6369#define DCMI_CR_CRE DCMI_CR_CRE_Msk
6370#define DCMI_CR_ENABLE_Pos (14U)
6371#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)
6372#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk
6373#define DCMI_CR_BSM_Pos (16U)
6374#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)
6375#define DCMI_CR_BSM DCMI_CR_BSM_Msk
6376#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)
6377#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)
6378#define DCMI_CR_OEBS_Pos (18U)
6379#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)
6380#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk
6381#define DCMI_CR_LSM_Pos (19U)
6382#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)
6383#define DCMI_CR_LSM DCMI_CR_LSM_Msk
6384#define DCMI_CR_OELS_Pos (20U)
6385#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)
6386#define DCMI_CR_OELS DCMI_CR_OELS_Msk
6387
6388/******************** Bits definition for DCMI_SR register ******************/
6389#define DCMI_SR_HSYNC_Pos (0U)
6390#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)
6391#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk
6392#define DCMI_SR_VSYNC_Pos (1U)
6393#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)
6394#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk
6395#define DCMI_SR_FNE_Pos (2U)
6396#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)
6397#define DCMI_SR_FNE DCMI_SR_FNE_Msk
6398
6399/******************** Bits definition for DCMI_RIS register ****************/
6400#define DCMI_RIS_FRAME_RIS_Pos (0U)
6401#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)
6402#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk
6403#define DCMI_RIS_OVR_RIS_Pos (1U)
6404#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)
6405#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk
6406#define DCMI_RIS_ERR_RIS_Pos (2U)
6407#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)
6408#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk
6409#define DCMI_RIS_VSYNC_RIS_Pos (3U)
6410#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)
6411#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk
6412#define DCMI_RIS_LINE_RIS_Pos (4U)
6413#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)
6414#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk
6415
6416/* Legacy defines */
6417#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS
6418#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS
6419#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS
6420#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS
6421#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS
6422
6423/******************** Bits definition for DCMI_IER register *****************/
6424#define DCMI_IER_FRAME_IE_Pos (0U)
6425#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)
6426#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk
6427#define DCMI_IER_OVR_IE_Pos (1U)
6428#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)
6429#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk
6430#define DCMI_IER_ERR_IE_Pos (2U)
6431#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)
6432#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk
6433#define DCMI_IER_VSYNC_IE_Pos (3U)
6434#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)
6435#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk
6436#define DCMI_IER_LINE_IE_Pos (4U)
6437#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)
6438#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk
6439
6440
6441/******************** Bits definition for DCMI_MIS register *****************/
6442#define DCMI_MIS_FRAME_MIS_Pos (0U)
6443#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)
6444#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk
6445#define DCMI_MIS_OVR_MIS_Pos (1U)
6446#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)
6447#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk
6448#define DCMI_MIS_ERR_MIS_Pos (2U)
6449#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)
6450#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk
6451#define DCMI_MIS_VSYNC_MIS_Pos (3U)
6452#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)
6453#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk
6454#define DCMI_MIS_LINE_MIS_Pos (4U)
6455#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)
6456#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk
6457
6458
6459/******************** Bits definition for DCMI_ICR register *****************/
6460#define DCMI_ICR_FRAME_ISC_Pos (0U)
6461#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)
6462#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk
6463#define DCMI_ICR_OVR_ISC_Pos (1U)
6464#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)
6465#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk
6466#define DCMI_ICR_ERR_ISC_Pos (2U)
6467#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)
6468#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk
6469#define DCMI_ICR_VSYNC_ISC_Pos (3U)
6470#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)
6471#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk
6472#define DCMI_ICR_LINE_ISC_Pos (4U)
6473#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)
6474#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk
6475
6476
6477/******************** Bits definition for DCMI_ESCR register ******************/
6478#define DCMI_ESCR_FSC_Pos (0U)
6479#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)
6480#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk
6481#define DCMI_ESCR_LSC_Pos (8U)
6482#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)
6483#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk
6484#define DCMI_ESCR_LEC_Pos (16U)
6485#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)
6486#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk
6487#define DCMI_ESCR_FEC_Pos (24U)
6488#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)
6489#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk
6490
6491/******************** Bits definition for DCMI_ESUR register ******************/
6492#define DCMI_ESUR_FSU_Pos (0U)
6493#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)
6494#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk
6495#define DCMI_ESUR_LSU_Pos (8U)
6496#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)
6497#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk
6498#define DCMI_ESUR_LEU_Pos (16U)
6499#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)
6500#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk
6501#define DCMI_ESUR_FEU_Pos (24U)
6502#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)
6503#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk
6504
6505/******************** Bits definition for DCMI_CWSTRT register ******************/
6506#define DCMI_CWSTRT_HOFFCNT_Pos (0U)
6507#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)
6508#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk
6509#define DCMI_CWSTRT_VST_Pos (16U)
6510#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)
6511#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk
6512
6513/******************** Bits definition for DCMI_CWSIZE register ******************/
6514#define DCMI_CWSIZE_CAPCNT_Pos (0U)
6515#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)
6516#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk
6517#define DCMI_CWSIZE_VLINE_Pos (16U)
6518#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)
6519#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk
6520
6521/******************** Bits definition for DCMI_DR register ******************/
6522#define DCMI_DR_BYTE0_Pos (0U)
6523#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)
6524#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk
6525#define DCMI_DR_BYTE1_Pos (8U)
6526#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)
6527#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk
6528#define DCMI_DR_BYTE2_Pos (16U)
6529#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)
6530#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk
6531#define DCMI_DR_BYTE3_Pos (24U)
6532#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)
6533#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk
6534
6535/******************************************************************************/
6536/* */
6537/* DMA Controller */
6538/* */
6539/******************************************************************************/
6540/******************** Bits definition for DMA_SxCR register *****************/
6541#define DMA_SxCR_CHSEL_Pos (25U)
6542#define DMA_SxCR_CHSEL_Msk (0xFUL << DMA_SxCR_CHSEL_Pos)
6543#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
6544#define DMA_SxCR_CHSEL_0 (0x1UL << DMA_SxCR_CHSEL_Pos)
6545#define DMA_SxCR_CHSEL_1 (0x2UL << DMA_SxCR_CHSEL_Pos)
6546#define DMA_SxCR_CHSEL_2 (0x4UL << DMA_SxCR_CHSEL_Pos)
6547#define DMA_SxCR_CHSEL_3 (0x8UL << DMA_SxCR_CHSEL_Pos)
6548#define DMA_SxCR_MBURST_Pos (23U)
6549#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)
6550#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
6551#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)
6552#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)
6553#define DMA_SxCR_PBURST_Pos (21U)
6554#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)
6555#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
6556#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)
6557#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)
6558#define DMA_SxCR_CT_Pos (19U)
6559#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)
6560#define DMA_SxCR_CT DMA_SxCR_CT_Msk
6561#define DMA_SxCR_DBM_Pos (18U)
6562#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)
6563#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
6564#define DMA_SxCR_PL_Pos (16U)
6565#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)
6566#define DMA_SxCR_PL DMA_SxCR_PL_Msk
6567#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)
6568#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)
6569#define DMA_SxCR_PINCOS_Pos (15U)
6570#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)
6571#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
6572#define DMA_SxCR_MSIZE_Pos (13U)
6573#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)
6574#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
6575#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)
6576#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)
6577#define DMA_SxCR_PSIZE_Pos (11U)
6578#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)
6579#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
6580#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)
6581#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)
6582#define DMA_SxCR_MINC_Pos (10U)
6583#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)
6584#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
6585#define DMA_SxCR_PINC_Pos (9U)
6586#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)
6587#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
6588#define DMA_SxCR_CIRC_Pos (8U)
6589#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)
6590#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
6591#define DMA_SxCR_DIR_Pos (6U)
6592#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)
6593#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
6594#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)
6595#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)
6596#define DMA_SxCR_PFCTRL_Pos (5U)
6597#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)
6598#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
6599#define DMA_SxCR_TCIE_Pos (4U)
6600#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)
6601#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
6602#define DMA_SxCR_HTIE_Pos (3U)
6603#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)
6604#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
6605#define DMA_SxCR_TEIE_Pos (2U)
6606#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)
6607#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
6608#define DMA_SxCR_DMEIE_Pos (1U)
6609#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)
6610#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
6611#define DMA_SxCR_EN_Pos (0U)
6612#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)
6613#define DMA_SxCR_EN DMA_SxCR_EN_Msk
6614
6615/******************** Bits definition for DMA_SxCNDTR register **************/
6616#define DMA_SxNDT_Pos (0U)
6617#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)
6618#define DMA_SxNDT DMA_SxNDT_Msk
6619#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)
6620#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)
6621#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)
6622#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)
6623#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)
6624#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)
6625#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)
6626#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)
6627#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)
6628#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)
6629#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)
6630#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)
6631#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)
6632#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)
6633#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)
6634#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)
6636/******************** Bits definition for DMA_SxFCR register ****************/
6637#define DMA_SxFCR_FEIE_Pos (7U)
6638#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)
6639#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
6640#define DMA_SxFCR_FS_Pos (3U)
6641#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)
6642#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
6643#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)
6644#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)
6645#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)
6646#define DMA_SxFCR_DMDIS_Pos (2U)
6647#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)
6648#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
6649#define DMA_SxFCR_FTH_Pos (0U)
6650#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)
6651#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
6652#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)
6653#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)
6655/******************** Bits definition for DMA_LISR register *****************/
6656#define DMA_LISR_TCIF3_Pos (27U)
6657#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)
6658#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
6659#define DMA_LISR_HTIF3_Pos (26U)
6660#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)
6661#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
6662#define DMA_LISR_TEIF3_Pos (25U)
6663#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)
6664#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
6665#define DMA_LISR_DMEIF3_Pos (24U)
6666#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)
6667#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
6668#define DMA_LISR_FEIF3_Pos (22U)
6669#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)
6670#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
6671#define DMA_LISR_TCIF2_Pos (21U)
6672#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)
6673#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
6674#define DMA_LISR_HTIF2_Pos (20U)
6675#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)
6676#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
6677#define DMA_LISR_TEIF2_Pos (19U)
6678#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)
6679#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
6680#define DMA_LISR_DMEIF2_Pos (18U)
6681#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)
6682#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
6683#define DMA_LISR_FEIF2_Pos (16U)
6684#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)
6685#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
6686#define DMA_LISR_TCIF1_Pos (11U)
6687#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)
6688#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
6689#define DMA_LISR_HTIF1_Pos (10U)
6690#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)
6691#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
6692#define DMA_LISR_TEIF1_Pos (9U)
6693#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)
6694#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
6695#define DMA_LISR_DMEIF1_Pos (8U)
6696#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)
6697#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
6698#define DMA_LISR_FEIF1_Pos (6U)
6699#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)
6700#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
6701#define DMA_LISR_TCIF0_Pos (5U)
6702#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)
6703#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
6704#define DMA_LISR_HTIF0_Pos (4U)
6705#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)
6706#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
6707#define DMA_LISR_TEIF0_Pos (3U)
6708#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)
6709#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
6710#define DMA_LISR_DMEIF0_Pos (2U)
6711#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)
6712#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
6713#define DMA_LISR_FEIF0_Pos (0U)
6714#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)
6715#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
6716
6717/******************** Bits definition for DMA_HISR register *****************/
6718#define DMA_HISR_TCIF7_Pos (27U)
6719#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)
6720#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
6721#define DMA_HISR_HTIF7_Pos (26U)
6722#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)
6723#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
6724#define DMA_HISR_TEIF7_Pos (25U)
6725#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)
6726#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
6727#define DMA_HISR_DMEIF7_Pos (24U)
6728#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)
6729#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
6730#define DMA_HISR_FEIF7_Pos (22U)
6731#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)
6732#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
6733#define DMA_HISR_TCIF6_Pos (21U)
6734#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)
6735#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
6736#define DMA_HISR_HTIF6_Pos (20U)
6737#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)
6738#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
6739#define DMA_HISR_TEIF6_Pos (19U)
6740#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)
6741#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
6742#define DMA_HISR_DMEIF6_Pos (18U)
6743#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)
6744#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
6745#define DMA_HISR_FEIF6_Pos (16U)
6746#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)
6747#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
6748#define DMA_HISR_TCIF5_Pos (11U)
6749#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)
6750#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
6751#define DMA_HISR_HTIF5_Pos (10U)
6752#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)
6753#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
6754#define DMA_HISR_TEIF5_Pos (9U)
6755#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)
6756#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
6757#define DMA_HISR_DMEIF5_Pos (8U)
6758#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)
6759#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
6760#define DMA_HISR_FEIF5_Pos (6U)
6761#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)
6762#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
6763#define DMA_HISR_TCIF4_Pos (5U)
6764#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)
6765#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
6766#define DMA_HISR_HTIF4_Pos (4U)
6767#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)
6768#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
6769#define DMA_HISR_TEIF4_Pos (3U)
6770#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)
6771#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
6772#define DMA_HISR_DMEIF4_Pos (2U)
6773#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)
6774#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
6775#define DMA_HISR_FEIF4_Pos (0U)
6776#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)
6777#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
6778
6779/******************** Bits definition for DMA_LIFCR register ****************/
6780#define DMA_LIFCR_CTCIF3_Pos (27U)
6781#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)
6782#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
6783#define DMA_LIFCR_CHTIF3_Pos (26U)
6784#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)
6785#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
6786#define DMA_LIFCR_CTEIF3_Pos (25U)
6787#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)
6788#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
6789#define DMA_LIFCR_CDMEIF3_Pos (24U)
6790#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)
6791#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
6792#define DMA_LIFCR_CFEIF3_Pos (22U)
6793#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)
6794#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
6795#define DMA_LIFCR_CTCIF2_Pos (21U)
6796#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)
6797#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
6798#define DMA_LIFCR_CHTIF2_Pos (20U)
6799#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)
6800#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
6801#define DMA_LIFCR_CTEIF2_Pos (19U)
6802#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)
6803#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
6804#define DMA_LIFCR_CDMEIF2_Pos (18U)
6805#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)
6806#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
6807#define DMA_LIFCR_CFEIF2_Pos (16U)
6808#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)
6809#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
6810#define DMA_LIFCR_CTCIF1_Pos (11U)
6811#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)
6812#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
6813#define DMA_LIFCR_CHTIF1_Pos (10U)
6814#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)
6815#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
6816#define DMA_LIFCR_CTEIF1_Pos (9U)
6817#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)
6818#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
6819#define DMA_LIFCR_CDMEIF1_Pos (8U)
6820#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)
6821#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
6822#define DMA_LIFCR_CFEIF1_Pos (6U)
6823#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)
6824#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
6825#define DMA_LIFCR_CTCIF0_Pos (5U)
6826#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)
6827#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
6828#define DMA_LIFCR_CHTIF0_Pos (4U)
6829#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)
6830#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
6831#define DMA_LIFCR_CTEIF0_Pos (3U)
6832#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)
6833#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
6834#define DMA_LIFCR_CDMEIF0_Pos (2U)
6835#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)
6836#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
6837#define DMA_LIFCR_CFEIF0_Pos (0U)
6838#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)
6839#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
6840
6841/******************** Bits definition for DMA_HIFCR register ****************/
6842#define DMA_HIFCR_CTCIF7_Pos (27U)
6843#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)
6844#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
6845#define DMA_HIFCR_CHTIF7_Pos (26U)
6846#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)
6847#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
6848#define DMA_HIFCR_CTEIF7_Pos (25U)
6849#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)
6850#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
6851#define DMA_HIFCR_CDMEIF7_Pos (24U)
6852#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)
6853#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
6854#define DMA_HIFCR_CFEIF7_Pos (22U)
6855#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)
6856#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
6857#define DMA_HIFCR_CTCIF6_Pos (21U)
6858#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)
6859#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
6860#define DMA_HIFCR_CHTIF6_Pos (20U)
6861#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)
6862#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
6863#define DMA_HIFCR_CTEIF6_Pos (19U)
6864#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)
6865#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
6866#define DMA_HIFCR_CDMEIF6_Pos (18U)
6867#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)
6868#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
6869#define DMA_HIFCR_CFEIF6_Pos (16U)
6870#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)
6871#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
6872#define DMA_HIFCR_CTCIF5_Pos (11U)
6873#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)
6874#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
6875#define DMA_HIFCR_CHTIF5_Pos (10U)
6876#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)
6877#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
6878#define DMA_HIFCR_CTEIF5_Pos (9U)
6879#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)
6880#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
6881#define DMA_HIFCR_CDMEIF5_Pos (8U)
6882#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)
6883#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
6884#define DMA_HIFCR_CFEIF5_Pos (6U)
6885#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)
6886#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
6887#define DMA_HIFCR_CTCIF4_Pos (5U)
6888#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)
6889#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
6890#define DMA_HIFCR_CHTIF4_Pos (4U)
6891#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)
6892#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
6893#define DMA_HIFCR_CTEIF4_Pos (3U)
6894#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)
6895#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
6896#define DMA_HIFCR_CDMEIF4_Pos (2U)
6897#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)
6898#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
6899#define DMA_HIFCR_CFEIF4_Pos (0U)
6900#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)
6901#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
6902
6903/****************** Bit definition for DMA_SxPAR register ********************/
6904#define DMA_SxPAR_PA_Pos (0U)
6905#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)
6906#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk
6908/****************** Bit definition for DMA_SxM0AR register ********************/
6909#define DMA_SxM0AR_M0A_Pos (0U)
6910#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)
6911#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk
6913/****************** Bit definition for DMA_SxM1AR register ********************/
6914#define DMA_SxM1AR_M1A_Pos (0U)
6915#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)
6916#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk
6918/******************************************************************************/
6919/* */
6920/* AHB Master DMA2D Controller (DMA2D) */
6921/* */
6922/******************************************************************************/
6923/*
6924 * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)
6925 */
6926#define DMA2D_ALPHA_INV_RB_SWAP_SUPPORT
6927/******************** Bit definition for DMA2D_CR register ******************/
6928
6929#define DMA2D_CR_START_Pos (0U)
6930#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)
6931#define DMA2D_CR_START DMA2D_CR_START_Msk
6932#define DMA2D_CR_SUSP_Pos (1U)
6933#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)
6934#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk
6935#define DMA2D_CR_ABORT_Pos (2U)
6936#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)
6937#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk
6938#define DMA2D_CR_TEIE_Pos (8U)
6939#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)
6940#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk
6941#define DMA2D_CR_TCIE_Pos (9U)
6942#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)
6943#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk
6944#define DMA2D_CR_TWIE_Pos (10U)
6945#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)
6946#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk
6947#define DMA2D_CR_CAEIE_Pos (11U)
6948#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)
6949#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk
6950#define DMA2D_CR_CTCIE_Pos (12U)
6951#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)
6952#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk
6953#define DMA2D_CR_CEIE_Pos (13U)
6954#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)
6955#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk
6956#define DMA2D_CR_MODE_Pos (16U)
6957#define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)
6958#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk
6959#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)
6960#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)
6962/******************** Bit definition for DMA2D_ISR register *****************/
6963
6964#define DMA2D_ISR_TEIF_Pos (0U)
6965#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)
6966#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk
6967#define DMA2D_ISR_TCIF_Pos (1U)
6968#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)
6969#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk
6970#define DMA2D_ISR_TWIF_Pos (2U)
6971#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)
6972#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk
6973#define DMA2D_ISR_CAEIF_Pos (3U)
6974#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)
6975#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk
6976#define DMA2D_ISR_CTCIF_Pos (4U)
6977#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)
6978#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk
6979#define DMA2D_ISR_CEIF_Pos (5U)
6980#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)
6981#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk
6983/******************** Bit definition for DMA2D_IFCR register ****************/
6984
6985#define DMA2D_IFCR_CTEIF_Pos (0U)
6986#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)
6987#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk
6988#define DMA2D_IFCR_CTCIF_Pos (1U)
6989#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)
6990#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk
6991#define DMA2D_IFCR_CTWIF_Pos (2U)
6992#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)
6993#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk
6994#define DMA2D_IFCR_CAECIF_Pos (3U)
6995#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)
6996#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk
6997#define DMA2D_IFCR_CCTCIF_Pos (4U)
6998#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)
6999#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk
7000#define DMA2D_IFCR_CCEIF_Pos (5U)
7001#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)
7002#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk
7004/* Legacy defines */
7005#define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF
7006#define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF
7007#define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF
7008#define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF
7009#define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF
7010#define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF
7012/******************** Bit definition for DMA2D_FGMAR register ***************/
7013
7014#define DMA2D_FGMAR_MA_Pos (0U)
7015#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)
7016#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk
7018/******************** Bit definition for DMA2D_FGOR register ****************/
7019
7020#define DMA2D_FGOR_LO_Pos (0U)
7021#define DMA2D_FGOR_LO_Msk (0x3FFFUL << DMA2D_FGOR_LO_Pos)
7022#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk
7024/******************** Bit definition for DMA2D_BGMAR register ***************/
7025
7026#define DMA2D_BGMAR_MA_Pos (0U)
7027#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)
7028#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk
7030/******************** Bit definition for DMA2D_BGOR register ****************/
7031
7032#define DMA2D_BGOR_LO_Pos (0U)
7033#define DMA2D_BGOR_LO_Msk (0x3FFFUL << DMA2D_BGOR_LO_Pos)
7034#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk
7036/******************** Bit definition for DMA2D_FGPFCCR register *************/
7037
7038#define DMA2D_FGPFCCR_CM_Pos (0U)
7039#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)
7040#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk
7041#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)
7042#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)
7043#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)
7044#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)
7045#define DMA2D_FGPFCCR_CCM_Pos (4U)
7046#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)
7047#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk
7048#define DMA2D_FGPFCCR_START_Pos (5U)
7049#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)
7050#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk
7051#define DMA2D_FGPFCCR_CS_Pos (8U)
7052#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)
7053#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk
7054#define DMA2D_FGPFCCR_AM_Pos (16U)
7055#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)
7056#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk
7057#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)
7058#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)
7059#define DMA2D_FGPFCCR_AI_Pos (20U)
7060#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)
7061#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk
7062#define DMA2D_FGPFCCR_RBS_Pos (21U)
7063#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)
7064#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk
7065#define DMA2D_FGPFCCR_ALPHA_Pos (24U)
7066#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)
7067#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk
7069/******************** Bit definition for DMA2D_FGCOLR register **************/
7070
7071#define DMA2D_FGCOLR_BLUE_Pos (0U)
7072#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)
7073#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk
7074#define DMA2D_FGCOLR_GREEN_Pos (8U)
7075#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)
7076#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk
7077#define DMA2D_FGCOLR_RED_Pos (16U)
7078#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)
7079#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk
7081/******************** Bit definition for DMA2D_BGPFCCR register *************/
7082
7083#define DMA2D_BGPFCCR_CM_Pos (0U)
7084#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)
7085#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk
7086#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)
7087#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)
7088#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)
7089#define DMA2D_BGPFCCR_CM_3 0x00000008U
7090#define DMA2D_BGPFCCR_CCM_Pos (4U)
7091#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)
7092#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk
7093#define DMA2D_BGPFCCR_START_Pos (5U)
7094#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)
7095#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk
7096#define DMA2D_BGPFCCR_CS_Pos (8U)
7097#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)
7098#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk
7099#define DMA2D_BGPFCCR_AM_Pos (16U)
7100#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)
7101#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk
7102#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)
7103#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)
7104#define DMA2D_BGPFCCR_AI_Pos (20U)
7105#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)
7106#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk
7107#define DMA2D_BGPFCCR_RBS_Pos (21U)
7108#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)
7109#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk
7110#define DMA2D_BGPFCCR_ALPHA_Pos (24U)
7111#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)
7112#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk
7114/******************** Bit definition for DMA2D_BGCOLR register **************/
7115
7116#define DMA2D_BGCOLR_BLUE_Pos (0U)
7117#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)
7118#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk
7119#define DMA2D_BGCOLR_GREEN_Pos (8U)
7120#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)
7121#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk
7122#define DMA2D_BGCOLR_RED_Pos (16U)
7123#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)
7124#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk
7126/******************** Bit definition for DMA2D_FGCMAR register **************/
7127
7128#define DMA2D_FGCMAR_MA_Pos (0U)
7129#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)
7130#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk
7132/******************** Bit definition for DMA2D_BGCMAR register **************/
7133
7134#define DMA2D_BGCMAR_MA_Pos (0U)
7135#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)
7136#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk
7138/******************** Bit definition for DMA2D_OPFCCR register **************/
7139
7140#define DMA2D_OPFCCR_CM_Pos (0U)
7141#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)
7142#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk
7143#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)
7144#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)
7145#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)
7146#define DMA2D_OPFCCR_AI_Pos (20U)
7147#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)
7148#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk
7149#define DMA2D_OPFCCR_RBS_Pos (21U)
7150#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)
7151#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk
7153/******************** Bit definition for DMA2D_OCOLR register ***************/
7154
7157#define DMA2D_OCOLR_BLUE_1 0x000000FFU
7158#define DMA2D_OCOLR_GREEN_1 0x0000FF00U
7159#define DMA2D_OCOLR_RED_1 0x00FF0000U
7160#define DMA2D_OCOLR_ALPHA_1 0xFF000000U
7163#define DMA2D_OCOLR_BLUE_2 0x0000001FU
7164#define DMA2D_OCOLR_GREEN_2 0x000007E0U
7165#define DMA2D_OCOLR_RED_2 0x0000F800U
7168#define DMA2D_OCOLR_BLUE_3 0x0000001FU
7169#define DMA2D_OCOLR_GREEN_3 0x000003E0U
7170#define DMA2D_OCOLR_RED_3 0x00007C00U
7171#define DMA2D_OCOLR_ALPHA_3 0x00008000U
7174#define DMA2D_OCOLR_BLUE_4 0x0000000FU
7175#define DMA2D_OCOLR_GREEN_4 0x000000F0U
7176#define DMA2D_OCOLR_RED_4 0x00000F00U
7177#define DMA2D_OCOLR_ALPHA_4 0x0000F000U
7179/******************** Bit definition for DMA2D_OMAR register ****************/
7180
7181#define DMA2D_OMAR_MA_Pos (0U)
7182#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)
7183#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk
7185/******************** Bit definition for DMA2D_OOR register *****************/
7186
7187#define DMA2D_OOR_LO_Pos (0U)
7188#define DMA2D_OOR_LO_Msk (0x3FFFUL << DMA2D_OOR_LO_Pos)
7189#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk
7191/******************** Bit definition for DMA2D_NLR register *****************/
7192
7193#define DMA2D_NLR_NL_Pos (0U)
7194#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)
7195#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk
7196#define DMA2D_NLR_PL_Pos (16U)
7197#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)
7198#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk
7200/******************** Bit definition for DMA2D_LWR register *****************/
7201
7202#define DMA2D_LWR_LW_Pos (0U)
7203#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)
7204#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk
7206/******************** Bit definition for DMA2D_AMTCR register ***************/
7207
7208#define DMA2D_AMTCR_EN_Pos (0U)
7209#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)
7210#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk
7211#define DMA2D_AMTCR_DT_Pos (8U)
7212#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)
7213#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk
7216/******************** Bit definition for DMA2D_FGCLUT register **************/
7217
7218/******************** Bit definition for DMA2D_BGCLUT register **************/
7219
7220/******************************************************************************/
7221/* */
7222/* External Interrupt/Event Controller */
7223/* */
7224/******************************************************************************/
7225/******************* Bit definition for EXTI_IMR register *******************/
7226#define EXTI_IMR_MR0_Pos (0U)
7227#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)
7228#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk
7229#define EXTI_IMR_MR1_Pos (1U)
7230#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)
7231#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk
7232#define EXTI_IMR_MR2_Pos (2U)
7233#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)
7234#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk
7235#define EXTI_IMR_MR3_Pos (3U)
7236#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)
7237#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk
7238#define EXTI_IMR_MR4_Pos (4U)
7239#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)
7240#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk
7241#define EXTI_IMR_MR5_Pos (5U)
7242#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)
7243#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk
7244#define EXTI_IMR_MR6_Pos (6U)
7245#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)
7246#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk
7247#define EXTI_IMR_MR7_Pos (7U)
7248#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)
7249#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk
7250#define EXTI_IMR_MR8_Pos (8U)
7251#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)
7252#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk
7253#define EXTI_IMR_MR9_Pos (9U)
7254#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)
7255#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk
7256#define EXTI_IMR_MR10_Pos (10U)
7257#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)
7258#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk
7259#define EXTI_IMR_MR11_Pos (11U)
7260#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)
7261#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk
7262#define EXTI_IMR_MR12_Pos (12U)
7263#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)
7264#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk
7265#define EXTI_IMR_MR13_Pos (13U)
7266#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)
7267#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk
7268#define EXTI_IMR_MR14_Pos (14U)
7269#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)
7270#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk
7271#define EXTI_IMR_MR15_Pos (15U)
7272#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)
7273#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk
7274#define EXTI_IMR_MR16_Pos (16U)
7275#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)
7276#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk
7277#define EXTI_IMR_MR17_Pos (17U)
7278#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)
7279#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk
7280#define EXTI_IMR_MR18_Pos (18U)
7281#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)
7282#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk
7283#define EXTI_IMR_MR19_Pos (19U)
7284#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)
7285#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk
7286#define EXTI_IMR_MR20_Pos (20U)
7287#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)
7288#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk
7289#define EXTI_IMR_MR21_Pos (21U)
7290#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)
7291#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk
7292#define EXTI_IMR_MR22_Pos (22U)
7293#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)
7294#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk
7295#define EXTI_IMR_MR23_Pos (23U)
7296#define EXTI_IMR_MR23_Msk (0x1UL << EXTI_IMR_MR23_Pos)
7297#define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk
7298#define EXTI_IMR_MR24_Pos (24U)
7299#define EXTI_IMR_MR24_Msk (0x1UL << EXTI_IMR_MR24_Pos)
7300#define EXTI_IMR_MR24 EXTI_IMR_MR24_Msk
7302/* Reference Defines */
7303#define EXTI_IMR_IM0 EXTI_IMR_MR0
7304#define EXTI_IMR_IM1 EXTI_IMR_MR1
7305#define EXTI_IMR_IM2 EXTI_IMR_MR2
7306#define EXTI_IMR_IM3 EXTI_IMR_MR3
7307#define EXTI_IMR_IM4 EXTI_IMR_MR4
7308#define EXTI_IMR_IM5 EXTI_IMR_MR5
7309#define EXTI_IMR_IM6 EXTI_IMR_MR6
7310#define EXTI_IMR_IM7 EXTI_IMR_MR7
7311#define EXTI_IMR_IM8 EXTI_IMR_MR8
7312#define EXTI_IMR_IM9 EXTI_IMR_MR9
7313#define EXTI_IMR_IM10 EXTI_IMR_MR10
7314#define EXTI_IMR_IM11 EXTI_IMR_MR11
7315#define EXTI_IMR_IM12 EXTI_IMR_MR12
7316#define EXTI_IMR_IM13 EXTI_IMR_MR13
7317#define EXTI_IMR_IM14 EXTI_IMR_MR14
7318#define EXTI_IMR_IM15 EXTI_IMR_MR15
7319#define EXTI_IMR_IM16 EXTI_IMR_MR16
7320#define EXTI_IMR_IM17 EXTI_IMR_MR17
7321#define EXTI_IMR_IM18 EXTI_IMR_MR18
7322#define EXTI_IMR_IM19 EXTI_IMR_MR19
7323#define EXTI_IMR_IM20 EXTI_IMR_MR20
7324#define EXTI_IMR_IM21 EXTI_IMR_MR21
7325#define EXTI_IMR_IM22 EXTI_IMR_MR22
7326#define EXTI_IMR_IM23 EXTI_IMR_MR23
7327#define EXTI_IMR_IM24 EXTI_IMR_MR24
7328
7329#define EXTI_IMR_IM_Pos (0U)
7330#define EXTI_IMR_IM_Msk (0x1FFFFFFUL << EXTI_IMR_IM_Pos)
7331#define EXTI_IMR_IM EXTI_IMR_IM_Msk
7333/******************* Bit definition for EXTI_EMR register *******************/
7334#define EXTI_EMR_MR0_Pos (0U)
7335#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)
7336#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk
7337#define EXTI_EMR_MR1_Pos (1U)
7338#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)
7339#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk
7340#define EXTI_EMR_MR2_Pos (2U)
7341#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)
7342#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk
7343#define EXTI_EMR_MR3_Pos (3U)
7344#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)
7345#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk
7346#define EXTI_EMR_MR4_Pos (4U)
7347#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)
7348#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk
7349#define EXTI_EMR_MR5_Pos (5U)
7350#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)
7351#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk
7352#define EXTI_EMR_MR6_Pos (6U)
7353#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)
7354#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk
7355#define EXTI_EMR_MR7_Pos (7U)
7356#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)
7357#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk
7358#define EXTI_EMR_MR8_Pos (8U)
7359#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)
7360#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk
7361#define EXTI_EMR_MR9_Pos (9U)
7362#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)
7363#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk
7364#define EXTI_EMR_MR10_Pos (10U)
7365#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)
7366#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk
7367#define EXTI_EMR_MR11_Pos (11U)
7368#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)
7369#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk
7370#define EXTI_EMR_MR12_Pos (12U)
7371#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)
7372#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk
7373#define EXTI_EMR_MR13_Pos (13U)
7374#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)
7375#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk
7376#define EXTI_EMR_MR14_Pos (14U)
7377#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)
7378#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk
7379#define EXTI_EMR_MR15_Pos (15U)
7380#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)
7381#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk
7382#define EXTI_EMR_MR16_Pos (16U)
7383#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)
7384#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk
7385#define EXTI_EMR_MR17_Pos (17U)
7386#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)
7387#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk
7388#define EXTI_EMR_MR18_Pos (18U)
7389#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)
7390#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk
7391#define EXTI_EMR_MR19_Pos (19U)
7392#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)
7393#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk
7394#define EXTI_EMR_MR20_Pos (20U)
7395#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)
7396#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk
7397#define EXTI_EMR_MR21_Pos (21U)
7398#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)
7399#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk
7400#define EXTI_EMR_MR22_Pos (22U)
7401#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)
7402#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk
7403#define EXTI_EMR_MR23_Pos (23U)
7404#define EXTI_EMR_MR23_Msk (0x1UL << EXTI_EMR_MR23_Pos)
7405#define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk
7406#define EXTI_EMR_MR24_Pos (24U)
7407#define EXTI_EMR_MR24_Msk (0x1UL << EXTI_EMR_MR24_Pos)
7408#define EXTI_EMR_MR24 EXTI_EMR_MR24_Msk
7410/* Reference Defines */
7411#define EXTI_EMR_EM0 EXTI_EMR_MR0
7412#define EXTI_EMR_EM1 EXTI_EMR_MR1
7413#define EXTI_EMR_EM2 EXTI_EMR_MR2
7414#define EXTI_EMR_EM3 EXTI_EMR_MR3
7415#define EXTI_EMR_EM4 EXTI_EMR_MR4
7416#define EXTI_EMR_EM5 EXTI_EMR_MR5
7417#define EXTI_EMR_EM6 EXTI_EMR_MR6
7418#define EXTI_EMR_EM7 EXTI_EMR_MR7
7419#define EXTI_EMR_EM8 EXTI_EMR_MR8
7420#define EXTI_EMR_EM9 EXTI_EMR_MR9
7421#define EXTI_EMR_EM10 EXTI_EMR_MR10
7422#define EXTI_EMR_EM11 EXTI_EMR_MR11
7423#define EXTI_EMR_EM12 EXTI_EMR_MR12
7424#define EXTI_EMR_EM13 EXTI_EMR_MR13
7425#define EXTI_EMR_EM14 EXTI_EMR_MR14
7426#define EXTI_EMR_EM15 EXTI_EMR_MR15
7427#define EXTI_EMR_EM16 EXTI_EMR_MR16
7428#define EXTI_EMR_EM17 EXTI_EMR_MR17
7429#define EXTI_EMR_EM18 EXTI_EMR_MR18
7430#define EXTI_EMR_EM19 EXTI_EMR_MR19
7431#define EXTI_EMR_EM20 EXTI_EMR_MR20
7432#define EXTI_EMR_EM21 EXTI_EMR_MR21
7433#define EXTI_EMR_EM22 EXTI_EMR_MR22
7434#define EXTI_EMR_EM23 EXTI_EMR_MR23
7435#define EXTI_EMR_EM24 EXTI_EMR_MR24
7436
7437
7438/****************** Bit definition for EXTI_RTSR register *******************/
7439#define EXTI_RTSR_TR0_Pos (0U)
7440#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)
7441#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk
7442#define EXTI_RTSR_TR1_Pos (1U)
7443#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)
7444#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk
7445#define EXTI_RTSR_TR2_Pos (2U)
7446#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)
7447#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk
7448#define EXTI_RTSR_TR3_Pos (3U)
7449#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)
7450#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk
7451#define EXTI_RTSR_TR4_Pos (4U)
7452#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)
7453#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk
7454#define EXTI_RTSR_TR5_Pos (5U)
7455#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)
7456#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk
7457#define EXTI_RTSR_TR6_Pos (6U)
7458#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)
7459#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk
7460#define EXTI_RTSR_TR7_Pos (7U)
7461#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)
7462#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk
7463#define EXTI_RTSR_TR8_Pos (8U)
7464#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)
7465#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk
7466#define EXTI_RTSR_TR9_Pos (9U)
7467#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)
7468#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk
7469#define EXTI_RTSR_TR10_Pos (10U)
7470#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)
7471#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk
7472#define EXTI_RTSR_TR11_Pos (11U)
7473#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)
7474#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk
7475#define EXTI_RTSR_TR12_Pos (12U)
7476#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)
7477#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk
7478#define EXTI_RTSR_TR13_Pos (13U)
7479#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)
7480#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk
7481#define EXTI_RTSR_TR14_Pos (14U)
7482#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)
7483#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk
7484#define EXTI_RTSR_TR15_Pos (15U)
7485#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)
7486#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk
7487#define EXTI_RTSR_TR16_Pos (16U)
7488#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)
7489#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk
7490#define EXTI_RTSR_TR17_Pos (17U)
7491#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)
7492#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk
7493#define EXTI_RTSR_TR18_Pos (18U)
7494#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)
7495#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk
7496#define EXTI_RTSR_TR19_Pos (19U)
7497#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)
7498#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk
7499#define EXTI_RTSR_TR20_Pos (20U)
7500#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)
7501#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk
7502#define EXTI_RTSR_TR21_Pos (21U)
7503#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)
7504#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk
7505#define EXTI_RTSR_TR22_Pos (22U)
7506#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)
7507#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk
7508#define EXTI_RTSR_TR23_Pos (23U)
7509#define EXTI_RTSR_TR23_Msk (0x1UL << EXTI_RTSR_TR23_Pos)
7510#define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk
7511#define EXTI_RTSR_TR24_Pos (24U)
7512#define EXTI_RTSR_TR24_Msk (0x1UL << EXTI_RTSR_TR24_Pos)
7513#define EXTI_RTSR_TR24 EXTI_RTSR_TR24_Msk
7515/****************** Bit definition for EXTI_FTSR register *******************/
7516#define EXTI_FTSR_TR0_Pos (0U)
7517#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)
7518#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk
7519#define EXTI_FTSR_TR1_Pos (1U)
7520#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)
7521#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk
7522#define EXTI_FTSR_TR2_Pos (2U)
7523#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)
7524#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk
7525#define EXTI_FTSR_TR3_Pos (3U)
7526#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)
7527#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk
7528#define EXTI_FTSR_TR4_Pos (4U)
7529#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)
7530#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk
7531#define EXTI_FTSR_TR5_Pos (5U)
7532#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)
7533#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk
7534#define EXTI_FTSR_TR6_Pos (6U)
7535#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)
7536#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk
7537#define EXTI_FTSR_TR7_Pos (7U)
7538#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)
7539#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk
7540#define EXTI_FTSR_TR8_Pos (8U)
7541#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)
7542#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk
7543#define EXTI_FTSR_TR9_Pos (9U)
7544#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)
7545#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk
7546#define EXTI_FTSR_TR10_Pos (10U)
7547#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)
7548#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk
7549#define EXTI_FTSR_TR11_Pos (11U)
7550#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)
7551#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk
7552#define EXTI_FTSR_TR12_Pos (12U)
7553#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)
7554#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk
7555#define EXTI_FTSR_TR13_Pos (13U)
7556#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)
7557#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk
7558#define EXTI_FTSR_TR14_Pos (14U)
7559#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)
7560#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk
7561#define EXTI_FTSR_TR15_Pos (15U)
7562#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)
7563#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk
7564#define EXTI_FTSR_TR16_Pos (16U)
7565#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)
7566#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk
7567#define EXTI_FTSR_TR17_Pos (17U)
7568#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)
7569#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk
7570#define EXTI_FTSR_TR18_Pos (18U)
7571#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)
7572#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk
7573#define EXTI_FTSR_TR19_Pos (19U)
7574#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)
7575#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk
7576#define EXTI_FTSR_TR20_Pos (20U)
7577#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)
7578#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk
7579#define EXTI_FTSR_TR21_Pos (21U)
7580#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)
7581#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk
7582#define EXTI_FTSR_TR22_Pos (22U)
7583#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)
7584#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk
7585#define EXTI_FTSR_TR23_Pos (23U)
7586#define EXTI_FTSR_TR23_Msk (0x1UL << EXTI_FTSR_TR23_Pos)
7587#define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk
7588#define EXTI_FTSR_TR24_Pos (24U)
7589#define EXTI_FTSR_TR24_Msk (0x1UL << EXTI_FTSR_TR24_Pos)
7590#define EXTI_FTSR_TR24 EXTI_FTSR_TR24_Msk
7592/****************** Bit definition for EXTI_SWIER register ******************/
7593#define EXTI_SWIER_SWIER0_Pos (0U)
7594#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)
7595#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk
7596#define EXTI_SWIER_SWIER1_Pos (1U)
7597#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)
7598#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk
7599#define EXTI_SWIER_SWIER2_Pos (2U)
7600#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)
7601#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk
7602#define EXTI_SWIER_SWIER3_Pos (3U)
7603#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)
7604#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk
7605#define EXTI_SWIER_SWIER4_Pos (4U)
7606#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)
7607#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk
7608#define EXTI_SWIER_SWIER5_Pos (5U)
7609#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)
7610#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk
7611#define EXTI_SWIER_SWIER6_Pos (6U)
7612#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)
7613#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk
7614#define EXTI_SWIER_SWIER7_Pos (7U)
7615#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)
7616#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk
7617#define EXTI_SWIER_SWIER8_Pos (8U)
7618#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)
7619#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk
7620#define EXTI_SWIER_SWIER9_Pos (9U)
7621#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)
7622#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk
7623#define EXTI_SWIER_SWIER10_Pos (10U)
7624#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)
7625#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk
7626#define EXTI_SWIER_SWIER11_Pos (11U)
7627#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)
7628#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk
7629#define EXTI_SWIER_SWIER12_Pos (12U)
7630#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)
7631#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk
7632#define EXTI_SWIER_SWIER13_Pos (13U)
7633#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)
7634#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk
7635#define EXTI_SWIER_SWIER14_Pos (14U)
7636#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)
7637#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk
7638#define EXTI_SWIER_SWIER15_Pos (15U)
7639#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)
7640#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk
7641#define EXTI_SWIER_SWIER16_Pos (16U)
7642#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)
7643#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk
7644#define EXTI_SWIER_SWIER17_Pos (17U)
7645#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)
7646#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk
7647#define EXTI_SWIER_SWIER18_Pos (18U)
7648#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)
7649#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk
7650#define EXTI_SWIER_SWIER19_Pos (19U)
7651#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)
7652#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk
7653#define EXTI_SWIER_SWIER20_Pos (20U)
7654#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)
7655#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk
7656#define EXTI_SWIER_SWIER21_Pos (21U)
7657#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)
7658#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk
7659#define EXTI_SWIER_SWIER22_Pos (22U)
7660#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)
7661#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk
7662#define EXTI_SWIER_SWIER23_Pos (23U)
7663#define EXTI_SWIER_SWIER23_Msk (0x1UL << EXTI_SWIER_SWIER23_Pos)
7664#define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk
7665#define EXTI_SWIER_SWIER24_Pos (24U)
7666#define EXTI_SWIER_SWIER24_Msk (0x1UL << EXTI_SWIER_SWIER24_Pos)
7667#define EXTI_SWIER_SWIER24 EXTI_SWIER_SWIER24_Msk
7669/******************* Bit definition for EXTI_PR register ********************/
7670#define EXTI_PR_PR0_Pos (0U)
7671#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)
7672#define EXTI_PR_PR0 EXTI_PR_PR0_Msk
7673#define EXTI_PR_PR1_Pos (1U)
7674#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)
7675#define EXTI_PR_PR1 EXTI_PR_PR1_Msk
7676#define EXTI_PR_PR2_Pos (2U)
7677#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)
7678#define EXTI_PR_PR2 EXTI_PR_PR2_Msk
7679#define EXTI_PR_PR3_Pos (3U)
7680#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)
7681#define EXTI_PR_PR3 EXTI_PR_PR3_Msk
7682#define EXTI_PR_PR4_Pos (4U)
7683#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)
7684#define EXTI_PR_PR4 EXTI_PR_PR4_Msk
7685#define EXTI_PR_PR5_Pos (5U)
7686#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)
7687#define EXTI_PR_PR5 EXTI_PR_PR5_Msk
7688#define EXTI_PR_PR6_Pos (6U)
7689#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)
7690#define EXTI_PR_PR6 EXTI_PR_PR6_Msk
7691#define EXTI_PR_PR7_Pos (7U)
7692#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)
7693#define EXTI_PR_PR7 EXTI_PR_PR7_Msk
7694#define EXTI_PR_PR8_Pos (8U)
7695#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)
7696#define EXTI_PR_PR8 EXTI_PR_PR8_Msk
7697#define EXTI_PR_PR9_Pos (9U)
7698#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)
7699#define EXTI_PR_PR9 EXTI_PR_PR9_Msk
7700#define EXTI_PR_PR10_Pos (10U)
7701#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)
7702#define EXTI_PR_PR10 EXTI_PR_PR10_Msk
7703#define EXTI_PR_PR11_Pos (11U)
7704#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)
7705#define EXTI_PR_PR11 EXTI_PR_PR11_Msk
7706#define EXTI_PR_PR12_Pos (12U)
7707#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)
7708#define EXTI_PR_PR12 EXTI_PR_PR12_Msk
7709#define EXTI_PR_PR13_Pos (13U)
7710#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)
7711#define EXTI_PR_PR13 EXTI_PR_PR13_Msk
7712#define EXTI_PR_PR14_Pos (14U)
7713#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)
7714#define EXTI_PR_PR14 EXTI_PR_PR14_Msk
7715#define EXTI_PR_PR15_Pos (15U)
7716#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)
7717#define EXTI_PR_PR15 EXTI_PR_PR15_Msk
7718#define EXTI_PR_PR16_Pos (16U)
7719#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)
7720#define EXTI_PR_PR16 EXTI_PR_PR16_Msk
7721#define EXTI_PR_PR17_Pos (17U)
7722#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)
7723#define EXTI_PR_PR17 EXTI_PR_PR17_Msk
7724#define EXTI_PR_PR18_Pos (18U)
7725#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)
7726#define EXTI_PR_PR18 EXTI_PR_PR18_Msk
7727#define EXTI_PR_PR19_Pos (19U)
7728#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)
7729#define EXTI_PR_PR19 EXTI_PR_PR19_Msk
7730#define EXTI_PR_PR20_Pos (20U)
7731#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)
7732#define EXTI_PR_PR20 EXTI_PR_PR20_Msk
7733#define EXTI_PR_PR21_Pos (21U)
7734#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)
7735#define EXTI_PR_PR21 EXTI_PR_PR21_Msk
7736#define EXTI_PR_PR22_Pos (22U)
7737#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)
7738#define EXTI_PR_PR22 EXTI_PR_PR22_Msk
7739#define EXTI_PR_PR23_Pos (23U)
7740#define EXTI_PR_PR23_Msk (0x1UL << EXTI_PR_PR23_Pos)
7741#define EXTI_PR_PR23 EXTI_PR_PR23_Msk
7742#define EXTI_PR_PR24_Pos (24U)
7743#define EXTI_PR_PR24_Msk (0x1UL << EXTI_PR_PR24_Pos)
7744#define EXTI_PR_PR24 EXTI_PR_PR24_Msk
7746/******************************************************************************/
7747/* */
7748/* FLASH */
7749/* */
7750/******************************************************************************/
7751/*
7752* @brief FLASH Total Sectors Number
7753*/
7754#define FLASH_SECTOR_TOTAL 24
7755
7756/******************* Bits definition for FLASH_ACR register *****************/
7757#define FLASH_ACR_LATENCY_Pos (0U)
7758#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)
7759#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
7760#define FLASH_ACR_LATENCY_0WS 0x00000000U
7761#define FLASH_ACR_LATENCY_1WS 0x00000001U
7762#define FLASH_ACR_LATENCY_2WS 0x00000002U
7763#define FLASH_ACR_LATENCY_3WS 0x00000003U
7764#define FLASH_ACR_LATENCY_4WS 0x00000004U
7765#define FLASH_ACR_LATENCY_5WS 0x00000005U
7766#define FLASH_ACR_LATENCY_6WS 0x00000006U
7767#define FLASH_ACR_LATENCY_7WS 0x00000007U
7768#define FLASH_ACR_LATENCY_8WS 0x00000008U
7769#define FLASH_ACR_LATENCY_9WS 0x00000009U
7770#define FLASH_ACR_LATENCY_10WS 0x0000000AU
7771#define FLASH_ACR_LATENCY_11WS 0x0000000BU
7772#define FLASH_ACR_LATENCY_12WS 0x0000000CU
7773#define FLASH_ACR_LATENCY_13WS 0x0000000DU
7774#define FLASH_ACR_LATENCY_14WS 0x0000000EU
7775#define FLASH_ACR_LATENCY_15WS 0x0000000FU
7776#define FLASH_ACR_PRFTEN_Pos (8U)
7777#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)
7778#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
7779#define FLASH_ACR_ARTEN_Pos (9U)
7780#define FLASH_ACR_ARTEN_Msk (0x1UL << FLASH_ACR_ARTEN_Pos)
7781#define FLASH_ACR_ARTEN FLASH_ACR_ARTEN_Msk
7782#define FLASH_ACR_ARTRST_Pos (11U)
7783#define FLASH_ACR_ARTRST_Msk (0x1UL << FLASH_ACR_ARTRST_Pos)
7784#define FLASH_ACR_ARTRST FLASH_ACR_ARTRST_Msk
7785
7786/******************* Bits definition for FLASH_SR register ******************/
7787#define FLASH_SR_EOP_Pos (0U)
7788#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
7789#define FLASH_SR_EOP FLASH_SR_EOP_Msk
7790#define FLASH_SR_OPERR_Pos (1U)
7791#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)
7792#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk
7793#define FLASH_SR_WRPERR_Pos (4U)
7794#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
7795#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
7796#define FLASH_SR_PGAERR_Pos (5U)
7797#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)
7798#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
7799#define FLASH_SR_PGPERR_Pos (6U)
7800#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)
7801#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
7802#define FLASH_SR_ERSERR_Pos (7U)
7803#define FLASH_SR_ERSERR_Msk (0x1UL << FLASH_SR_ERSERR_Pos)
7804#define FLASH_SR_ERSERR FLASH_SR_ERSERR_Msk
7805#define FLASH_SR_BSY_Pos (16U)
7806#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
7807#define FLASH_SR_BSY FLASH_SR_BSY_Msk
7808
7809/******************* Bits definition for FLASH_CR register ******************/
7810#define FLASH_CR_PG_Pos (0U)
7811#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
7812#define FLASH_CR_PG FLASH_CR_PG_Msk
7813#define FLASH_CR_SER_Pos (1U)
7814#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)
7815#define FLASH_CR_SER FLASH_CR_SER_Msk
7816#define FLASH_CR_MER_Pos (2U)
7817#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)
7818#define FLASH_CR_MER FLASH_CR_MER_Msk
7819#define FLASH_CR_MER1 FLASH_CR_MER
7820#define FLASH_CR_SNB_Pos (3U)
7821#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)
7822#define FLASH_CR_SNB FLASH_CR_SNB_Msk
7823#define FLASH_CR_SNB_0 0x00000008U
7824#define FLASH_CR_SNB_1 0x00000010U
7825#define FLASH_CR_SNB_2 0x00000020U
7826#define FLASH_CR_SNB_3 0x00000040U
7827#define FLASH_CR_SNB_4 0x00000080U
7828#define FLASH_CR_PSIZE_Pos (8U)
7829#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)
7830#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
7831#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)
7832#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)
7833#define FLASH_CR_MER2_Pos (15U)
7834#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)
7835#define FLASH_CR_MER2 FLASH_CR_MER2_Msk
7836#define FLASH_CR_STRT_Pos (16U)
7837#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)
7838#define FLASH_CR_STRT FLASH_CR_STRT_Msk
7839#define FLASH_CR_EOPIE_Pos (24U)
7840#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
7841#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
7842#define FLASH_CR_ERRIE_Pos (25U)
7843#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)
7844#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
7845#define FLASH_CR_LOCK_Pos (31U)
7846#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
7847#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
7848
7849/******************* Bits definition for FLASH_OPTCR register ***************/
7850#define FLASH_OPTCR_OPTLOCK_Pos (0U)
7851#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)
7852#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
7853#define FLASH_OPTCR_OPTSTRT_Pos (1U)
7854#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)
7855#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
7856#define FLASH_OPTCR_BOR_LEV_Pos (2U)
7857#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)
7858#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
7859#define FLASH_OPTCR_BOR_LEV_0 (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)
7860#define FLASH_OPTCR_BOR_LEV_1 (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)
7861#define FLASH_OPTCR_WWDG_SW_Pos (4U)
7862#define FLASH_OPTCR_WWDG_SW_Msk (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)
7863#define FLASH_OPTCR_WWDG_SW FLASH_OPTCR_WWDG_SW_Msk
7864#define FLASH_OPTCR_IWDG_SW_Pos (5U)
7865#define FLASH_OPTCR_IWDG_SW_Msk (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)
7866#define FLASH_OPTCR_IWDG_SW FLASH_OPTCR_IWDG_SW_Msk
7867#define FLASH_OPTCR_nRST_STOP_Pos (6U)
7868#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)
7869#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
7870#define FLASH_OPTCR_nRST_STDBY_Pos (7U)
7871#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)
7872#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
7873#define FLASH_OPTCR_RDP_Pos (8U)
7874#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)
7875#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
7876#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)
7877#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)
7878#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)
7879#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)
7880#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)
7881#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)
7882#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)
7883#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)
7884#define FLASH_OPTCR_nWRP_Pos (16U)
7885#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)
7886#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
7887#define FLASH_OPTCR_nWRP_0 0x00010000U
7888#define FLASH_OPTCR_nWRP_1 0x00020000U
7889#define FLASH_OPTCR_nWRP_2 0x00040000U
7890#define FLASH_OPTCR_nWRP_3 0x00080000U
7891#define FLASH_OPTCR_nWRP_4 0x00100000U
7892#define FLASH_OPTCR_nWRP_5 0x00200000U
7893#define FLASH_OPTCR_nWRP_6 0x00400000U
7894#define FLASH_OPTCR_nWRP_7 0x00800000U
7895#define FLASH_OPTCR_nWRP_8 0x01000000U
7896#define FLASH_OPTCR_nWRP_9 0x02000000U
7897#define FLASH_OPTCR_nWRP_10 0x04000000U
7898#define FLASH_OPTCR_nWRP_11 0x08000000U
7899#define FLASH_OPTCR_nDBOOT_Pos (28U)
7900#define FLASH_OPTCR_nDBOOT_Msk (0x1UL << FLASH_OPTCR_nDBOOT_Pos)
7901#define FLASH_OPTCR_nDBOOT FLASH_OPTCR_nDBOOT_Msk
7902#define FLASH_OPTCR_nDBANK_Pos (29U)
7903#define FLASH_OPTCR_nDBANK_Msk (0x1UL << FLASH_OPTCR_nDBANK_Pos)
7904#define FLASH_OPTCR_nDBANK FLASH_OPTCR_nDBANK_Msk
7905#define FLASH_OPTCR_IWDG_STDBY_Pos (30U)
7906#define FLASH_OPTCR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)
7907#define FLASH_OPTCR_IWDG_STDBY FLASH_OPTCR_IWDG_STDBY_Msk
7908#define FLASH_OPTCR_IWDG_STOP_Pos (31U)
7909#define FLASH_OPTCR_IWDG_STOP_Msk (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)
7910#define FLASH_OPTCR_IWDG_STOP FLASH_OPTCR_IWDG_STOP_Msk
7911
7912/******************* Bits definition for FLASH_OPTCR1 register ***************/
7913#define FLASH_OPTCR1_BOOT_ADD0_Pos (0U)
7914#define FLASH_OPTCR1_BOOT_ADD0_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)
7915#define FLASH_OPTCR1_BOOT_ADD0 FLASH_OPTCR1_BOOT_ADD0_Msk
7916#define FLASH_OPTCR1_BOOT_ADD1_Pos (16U)
7917#define FLASH_OPTCR1_BOOT_ADD1_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)
7918#define FLASH_OPTCR1_BOOT_ADD1 FLASH_OPTCR1_BOOT_ADD1_Msk
7919
7920
7921/******************************************************************************/
7922/* */
7923/* Flexible Memory Controller */
7924/* */
7925/******************************************************************************/
7926/****************** Bit definition for FMC_BCR1 register *******************/
7927#define FMC_BCR1_MBKEN_Pos (0U)
7928#define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos)
7929#define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk
7930#define FMC_BCR1_MUXEN_Pos (1U)
7931#define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos)
7932#define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk
7933#define FMC_BCR1_MTYP_Pos (2U)
7934#define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos)
7935#define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk
7936#define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos)
7937#define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos)
7938#define FMC_BCR1_MWID_Pos (4U)
7939#define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos)
7940#define FMC_BCR1_MWID FMC_BCR1_MWID_Msk
7941#define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos)
7942#define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos)
7943#define FMC_BCR1_FACCEN_Pos (6U)
7944#define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos)
7945#define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk
7946#define FMC_BCR1_BURSTEN_Pos (8U)
7947#define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos)
7948#define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk
7949#define FMC_BCR1_WAITPOL_Pos (9U)
7950#define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos)
7951#define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk
7952#define FMC_BCR1_WRAPMOD_Pos (10U)
7953#define FMC_BCR1_WRAPMOD_Msk (0x1UL << FMC_BCR1_WRAPMOD_Pos)
7954#define FMC_BCR1_WRAPMOD FMC_BCR1_WRAPMOD_Msk
7955#define FMC_BCR1_WAITCFG_Pos (11U)
7956#define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos)
7957#define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk
7958#define FMC_BCR1_WREN_Pos (12U)
7959#define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos)
7960#define FMC_BCR1_WREN FMC_BCR1_WREN_Msk
7961#define FMC_BCR1_WAITEN_Pos (13U)
7962#define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos)
7963#define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk
7964#define FMC_BCR1_EXTMOD_Pos (14U)
7965#define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos)
7966#define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk
7967#define FMC_BCR1_ASYNCWAIT_Pos (15U)
7968#define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)
7969#define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk
7970#define FMC_BCR1_CPSIZE_Pos (16U)
7971#define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos)
7972#define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk
7973#define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos)
7974#define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos)
7975#define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos)
7976#define FMC_BCR1_CBURSTRW_Pos (19U)
7977#define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos)
7978#define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk
7979#define FMC_BCR1_CCLKEN_Pos (20U)
7980#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)
7981#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk
7982#define FMC_BCR1_WFDIS_Pos (21U)
7983#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)
7984#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk
7986/****************** Bit definition for FMC_BCR2 register *******************/
7987#define FMC_BCR2_MBKEN_Pos (0U)
7988#define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos)
7989#define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk
7990#define FMC_BCR2_MUXEN_Pos (1U)
7991#define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos)
7992#define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk
7993#define FMC_BCR2_MTYP_Pos (2U)
7994#define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos)
7995#define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk
7996#define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos)
7997#define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos)
7998#define FMC_BCR2_MWID_Pos (4U)
7999#define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos)
8000#define FMC_BCR2_MWID FMC_BCR2_MWID_Msk
8001#define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos)
8002#define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos)
8003#define FMC_BCR2_FACCEN_Pos (6U)
8004#define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos)
8005#define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk
8006#define FMC_BCR2_BURSTEN_Pos (8U)
8007#define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos)
8008#define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk
8009#define FMC_BCR2_WAITPOL_Pos (9U)
8010#define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos)
8011#define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk
8012#define FMC_BCR2_WRAPMOD_Pos (10U)
8013#define FMC_BCR2_WRAPMOD_Msk (0x1UL << FMC_BCR2_WRAPMOD_Pos)
8014#define FMC_BCR2_WRAPMOD FMC_BCR2_WRAPMOD_Msk
8015#define FMC_BCR2_WAITCFG_Pos (11U)
8016#define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos)
8017#define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk
8018#define FMC_BCR2_WREN_Pos (12U)
8019#define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos)
8020#define FMC_BCR2_WREN FMC_BCR2_WREN_Msk
8021#define FMC_BCR2_WAITEN_Pos (13U)
8022#define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos)
8023#define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk
8024#define FMC_BCR2_EXTMOD_Pos (14U)
8025#define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos)
8026#define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk
8027#define FMC_BCR2_ASYNCWAIT_Pos (15U)
8028#define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)
8029#define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk
8030#define FMC_BCR2_CPSIZE_Pos (16U)
8031#define FMC_BCR2_CPSIZE_Msk (0x7UL << FMC_BCR2_CPSIZE_Pos)
8032#define FMC_BCR2_CPSIZE FMC_BCR2_CPSIZE_Msk
8033#define FMC_BCR2_CPSIZE_0 (0x1UL << FMC_BCR2_CPSIZE_Pos)
8034#define FMC_BCR2_CPSIZE_1 (0x2UL << FMC_BCR2_CPSIZE_Pos)
8035#define FMC_BCR2_CPSIZE_2 (0x4UL << FMC_BCR2_CPSIZE_Pos)
8036#define FMC_BCR2_CBURSTRW_Pos (19U)
8037#define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos)
8038#define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk
8040/****************** Bit definition for FMC_BCR3 register *******************/
8041#define FMC_BCR3_MBKEN_Pos (0U)
8042#define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos)
8043#define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk
8044#define FMC_BCR3_MUXEN_Pos (1U)
8045#define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos)
8046#define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk
8047#define FMC_BCR3_MTYP_Pos (2U)
8048#define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos)
8049#define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk
8050#define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos)
8051#define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos)
8052#define FMC_BCR3_MWID_Pos (4U)
8053#define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos)
8054#define FMC_BCR3_MWID FMC_BCR3_MWID_Msk
8055#define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos)
8056#define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos)
8057#define FMC_BCR3_FACCEN_Pos (6U)
8058#define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos)
8059#define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk
8060#define FMC_BCR3_BURSTEN_Pos (8U)
8061#define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos)
8062#define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk
8063#define FMC_BCR3_WAITPOL_Pos (9U)
8064#define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos)
8065#define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk
8066#define FMC_BCR3_WRAPMOD_Pos (10U)
8067#define FMC_BCR3_WRAPMOD_Msk (0x1UL << FMC_BCR3_WRAPMOD_Pos)
8068#define FMC_BCR3_WRAPMOD FMC_BCR3_WRAPMOD_Msk
8069#define FMC_BCR3_WAITCFG_Pos (11U)
8070#define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos)
8071#define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk
8072#define FMC_BCR3_WREN_Pos (12U)
8073#define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos)
8074#define FMC_BCR3_WREN FMC_BCR3_WREN_Msk
8075#define FMC_BCR3_WAITEN_Pos (13U)
8076#define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos)
8077#define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk
8078#define FMC_BCR3_EXTMOD_Pos (14U)
8079#define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos)
8080#define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk
8081#define FMC_BCR3_ASYNCWAIT_Pos (15U)
8082#define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)
8083#define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk
8084#define FMC_BCR3_CPSIZE_Pos (16U)
8085#define FMC_BCR3_CPSIZE_Msk (0x7UL << FMC_BCR3_CPSIZE_Pos)
8086#define FMC_BCR3_CPSIZE FMC_BCR3_CPSIZE_Msk
8087#define FMC_BCR3_CPSIZE_0 (0x1UL << FMC_BCR3_CPSIZE_Pos)
8088#define FMC_BCR3_CPSIZE_1 (0x2UL << FMC_BCR3_CPSIZE_Pos)
8089#define FMC_BCR3_CPSIZE_2 (0x4UL << FMC_BCR3_CPSIZE_Pos)
8090#define FMC_BCR3_CBURSTRW_Pos (19U)
8091#define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos)
8092#define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk
8094/****************** Bit definition for FMC_BCR4 register *******************/
8095#define FMC_BCR4_MBKEN_Pos (0U)
8096#define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos)
8097#define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk
8098#define FMC_BCR4_MUXEN_Pos (1U)
8099#define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos)
8100#define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk
8101#define FMC_BCR4_MTYP_Pos (2U)
8102#define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos)
8103#define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk
8104#define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos)
8105#define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos)
8106#define FMC_BCR4_MWID_Pos (4U)
8107#define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos)
8108#define FMC_BCR4_MWID FMC_BCR4_MWID_Msk
8109#define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos)
8110#define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos)
8111#define FMC_BCR4_FACCEN_Pos (6U)
8112#define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos)
8113#define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk
8114#define FMC_BCR4_BURSTEN_Pos (8U)
8115#define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos)
8116#define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk
8117#define FMC_BCR4_WAITPOL_Pos (9U)
8118#define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos)
8119#define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk
8120#define FMC_BCR4_WRAPMOD_Pos (10U)
8121#define FMC_BCR4_WRAPMOD_Msk (0x1UL << FMC_BCR4_WRAPMOD_Pos)
8122#define FMC_BCR4_WRAPMOD FMC_BCR4_WRAPMOD_Msk
8123#define FMC_BCR4_WAITCFG_Pos (11U)
8124#define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos)
8125#define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk
8126#define FMC_BCR4_WREN_Pos (12U)
8127#define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos)
8128#define FMC_BCR4_WREN FMC_BCR4_WREN_Msk
8129#define FMC_BCR4_WAITEN_Pos (13U)
8130#define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos)
8131#define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk
8132#define FMC_BCR4_EXTMOD_Pos (14U)
8133#define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos)
8134#define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk
8135#define FMC_BCR4_ASYNCWAIT_Pos (15U)
8136#define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)
8137#define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk
8138#define FMC_BCR4_CPSIZE_Pos (16U)
8139#define FMC_BCR4_CPSIZE_Msk (0x7UL << FMC_BCR4_CPSIZE_Pos)
8140#define FMC_BCR4_CPSIZE FMC_BCR4_CPSIZE_Msk
8141#define FMC_BCR4_CPSIZE_0 (0x1UL << FMC_BCR4_CPSIZE_Pos)
8142#define FMC_BCR4_CPSIZE_1 (0x2UL << FMC_BCR4_CPSIZE_Pos)
8143#define FMC_BCR4_CPSIZE_2 (0x4UL << FMC_BCR4_CPSIZE_Pos)
8144#define FMC_BCR4_CBURSTRW_Pos (19U)
8145#define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos)
8146#define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk
8148/****************** Bit definition for FMC_BTR1 register ******************/
8149#define FMC_BTR1_ADDSET_Pos (0U)
8150#define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos)
8151#define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk
8152#define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos)
8153#define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos)
8154#define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos)
8155#define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos)
8156#define FMC_BTR1_ADDHLD_Pos (4U)
8157#define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos)
8158#define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk
8159#define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos)
8160#define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos)
8161#define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos)
8162#define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos)
8163#define FMC_BTR1_DATAST_Pos (8U)
8164#define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos)
8165#define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk
8166#define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos)
8167#define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos)
8168#define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos)
8169#define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos)
8170#define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos)
8171#define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos)
8172#define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos)
8173#define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos)
8174#define FMC_BTR1_BUSTURN_Pos (16U)
8175#define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos)
8176#define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk
8177#define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos)
8178#define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos)
8179#define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos)
8180#define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos)
8181#define FMC_BTR1_CLKDIV_Pos (20U)
8182#define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos)
8183#define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk
8184#define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos)
8185#define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos)
8186#define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos)
8187#define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos)
8188#define FMC_BTR1_DATLAT_Pos (24U)
8189#define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos)
8190#define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk
8191#define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos)
8192#define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos)
8193#define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos)
8194#define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos)
8195#define FMC_BTR1_ACCMOD_Pos (28U)
8196#define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos)
8197#define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk
8198#define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos)
8199#define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos)
8201/****************** Bit definition for FMC_BTR2 register *******************/
8202#define FMC_BTR2_ADDSET_Pos (0U)
8203#define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos)
8204#define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk
8205#define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos)
8206#define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos)
8207#define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos)
8208#define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos)
8209#define FMC_BTR2_ADDHLD_Pos (4U)
8210#define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos)
8211#define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk
8212#define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos)
8213#define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos)
8214#define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos)
8215#define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos)
8216#define FMC_BTR2_DATAST_Pos (8U)
8217#define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos)
8218#define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk
8219#define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos)
8220#define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos)
8221#define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos)
8222#define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos)
8223#define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos)
8224#define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos)
8225#define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos)
8226#define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos)
8227#define FMC_BTR2_BUSTURN_Pos (16U)
8228#define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos)
8229#define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk
8230#define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos)
8231#define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos)
8232#define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos)
8233#define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos)
8234#define FMC_BTR2_CLKDIV_Pos (20U)
8235#define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos)
8236#define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk
8237#define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos)
8238#define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos)
8239#define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos)
8240#define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos)
8241#define FMC_BTR2_DATLAT_Pos (24U)
8242#define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos)
8243#define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk
8244#define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos)
8245#define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos)
8246#define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos)
8247#define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos)
8248#define FMC_BTR2_ACCMOD_Pos (28U)
8249#define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos)
8250#define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk
8251#define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos)
8252#define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos)
8254/******************* Bit definition for FMC_BTR3 register *******************/
8255#define FMC_BTR3_ADDSET_Pos (0U)
8256#define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos)
8257#define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk
8258#define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos)
8259#define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos)
8260#define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos)
8261#define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos)
8262#define FMC_BTR3_ADDHLD_Pos (4U)
8263#define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos)
8264#define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk
8265#define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos)
8266#define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos)
8267#define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos)
8268#define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos)
8269#define FMC_BTR3_DATAST_Pos (8U)
8270#define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos)
8271#define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk
8272#define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos)
8273#define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos)
8274#define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos)
8275#define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos)
8276#define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos)
8277#define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos)
8278#define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos)
8279#define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos)
8280#define FMC_BTR3_BUSTURN_Pos (16U)
8281#define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos)
8282#define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk
8283#define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos)
8284#define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos)
8285#define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos)
8286#define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos)
8287#define FMC_BTR3_CLKDIV_Pos (20U)
8288#define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos)
8289#define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk
8290#define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos)
8291#define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos)
8292#define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos)
8293#define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos)
8294#define FMC_BTR3_DATLAT_Pos (24U)
8295#define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos)
8296#define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk
8297#define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos)
8298#define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos)
8299#define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos)
8300#define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos)
8301#define FMC_BTR3_ACCMOD_Pos (28U)
8302#define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos)
8303#define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk
8304#define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos)
8305#define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos)
8307/****************** Bit definition for FMC_BTR4 register *******************/
8308#define FMC_BTR4_ADDSET_Pos (0U)
8309#define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos)
8310#define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk
8311#define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos)
8312#define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos)
8313#define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos)
8314#define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos)
8315#define FMC_BTR4_ADDHLD_Pos (4U)
8316#define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos)
8317#define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk
8318#define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos)
8319#define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos)
8320#define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos)
8321#define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos)
8322#define FMC_BTR4_DATAST_Pos (8U)
8323#define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos)
8324#define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk
8325#define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos)
8326#define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos)
8327#define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos)
8328#define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos)
8329#define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos)
8330#define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos)
8331#define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos)
8332#define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos)
8333#define FMC_BTR4_BUSTURN_Pos (16U)
8334#define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos)
8335#define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk
8336#define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos)
8337#define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos)
8338#define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos)
8339#define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos)
8340#define FMC_BTR4_CLKDIV_Pos (20U)
8341#define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos)
8342#define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk
8343#define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos)
8344#define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos)
8345#define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos)
8346#define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos)
8347#define FMC_BTR4_DATLAT_Pos (24U)
8348#define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos)
8349#define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk
8350#define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos)
8351#define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos)
8352#define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos)
8353#define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos)
8354#define FMC_BTR4_ACCMOD_Pos (28U)
8355#define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos)
8356#define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk
8357#define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos)
8358#define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos)
8360/****************** Bit definition for FMC_BWTR1 register ******************/
8361#define FMC_BWTR1_ADDSET_Pos (0U)
8362#define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos)
8363#define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk
8364#define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos)
8365#define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos)
8366#define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos)
8367#define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos)
8368#define FMC_BWTR1_ADDHLD_Pos (4U)
8369#define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos)
8370#define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk
8371#define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos)
8372#define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos)
8373#define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos)
8374#define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos)
8375#define FMC_BWTR1_DATAST_Pos (8U)
8376#define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos)
8377#define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk
8378#define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos)
8379#define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos)
8380#define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos)
8381#define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos)
8382#define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos)
8383#define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos)
8384#define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos)
8385#define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos)
8386#define FMC_BWTR1_BUSTURN_Pos (16U)
8387#define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos)
8388#define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk
8389#define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos)
8390#define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos)
8391#define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos)
8392#define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos)
8393#define FMC_BWTR1_ACCMOD_Pos (28U)
8394#define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos)
8395#define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk
8396#define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos)
8397#define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos)
8399/****************** Bit definition for FMC_BWTR2 register ******************/
8400#define FMC_BWTR2_ADDSET_Pos (0U)
8401#define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos)
8402#define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk
8403#define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos)
8404#define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos)
8405#define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos)
8406#define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos)
8407#define FMC_BWTR2_ADDHLD_Pos (4U)
8408#define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos)
8409#define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk
8410#define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos)
8411#define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos)
8412#define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos)
8413#define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos)
8414#define FMC_BWTR2_DATAST_Pos (8U)
8415#define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos)
8416#define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk
8417#define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos)
8418#define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos)
8419#define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos)
8420#define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos)
8421#define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos)
8422#define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos)
8423#define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos)
8424#define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos)
8425#define FMC_BWTR2_BUSTURN_Pos (16U)
8426#define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos)
8427#define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk
8428#define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos)
8429#define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos)
8430#define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos)
8431#define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos)
8432#define FMC_BWTR2_ACCMOD_Pos (28U)
8433#define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos)
8434#define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk
8435#define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos)
8436#define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos)
8438/****************** Bit definition for FMC_BWTR3 register ******************/
8439#define FMC_BWTR3_ADDSET_Pos (0U)
8440#define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos)
8441#define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk
8442#define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos)
8443#define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos)
8444#define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos)
8445#define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos)
8446#define FMC_BWTR3_ADDHLD_Pos (4U)
8447#define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos)
8448#define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk
8449#define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos)
8450#define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos)
8451#define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos)
8452#define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos)
8453#define FMC_BWTR3_DATAST_Pos (8U)
8454#define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos)
8455#define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk
8456#define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos)
8457#define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos)
8458#define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos)
8459#define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos)
8460#define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos)
8461#define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos)
8462#define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos)
8463#define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos)
8464#define FMC_BWTR3_BUSTURN_Pos (16U)
8465#define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos)
8466#define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk
8467#define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos)
8468#define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos)
8469#define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos)
8470#define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos)
8471#define FMC_BWTR3_ACCMOD_Pos (28U)
8472#define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos)
8473#define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk
8474#define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos)
8475#define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos)
8477/****************** Bit definition for FMC_BWTR4 register ******************/
8478#define FMC_BWTR4_ADDSET_Pos (0U)
8479#define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos)
8480#define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk
8481#define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos)
8482#define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos)
8483#define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos)
8484#define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos)
8485#define FMC_BWTR4_ADDHLD_Pos (4U)
8486#define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos)
8487#define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk
8488#define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos)
8489#define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos)
8490#define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos)
8491#define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos)
8492#define FMC_BWTR4_DATAST_Pos (8U)
8493#define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos)
8494#define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk
8495#define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos)
8496#define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos)
8497#define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos)
8498#define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos)
8499#define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos)
8500#define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos)
8501#define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos)
8502#define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos)
8503#define FMC_BWTR4_BUSTURN_Pos (16U)
8504#define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos)
8505#define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk
8506#define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos)
8507#define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos)
8508#define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos)
8509#define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos)
8510#define FMC_BWTR4_ACCMOD_Pos (28U)
8511#define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos)
8512#define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk
8513#define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos)
8514#define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos)
8516/****************** Bit definition for FMC_PCR register *******************/
8517#define FMC_PCR_PWAITEN_Pos (1U)
8518#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)
8519#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk
8520#define FMC_PCR_PBKEN_Pos (2U)
8521#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)
8522#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk
8523#define FMC_PCR_PTYP_Pos (3U)
8524#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)
8525#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk
8526#define FMC_PCR_PWID_Pos (4U)
8527#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)
8528#define FMC_PCR_PWID FMC_PCR_PWID_Msk
8529#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)
8530#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)
8531#define FMC_PCR_ECCEN_Pos (6U)
8532#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)
8533#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk
8534#define FMC_PCR_TCLR_Pos (9U)
8535#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)
8536#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk
8537#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)
8538#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)
8539#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)
8540#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)
8541#define FMC_PCR_TAR_Pos (13U)
8542#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)
8543#define FMC_PCR_TAR FMC_PCR_TAR_Msk
8544#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)
8545#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)
8546#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)
8547#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)
8548#define FMC_PCR_ECCPS_Pos (17U)
8549#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)
8550#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk
8551#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)
8552#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)
8553#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)
8555/******************* Bit definition for FMC_SR register *******************/
8556#define FMC_SR_IRS_Pos (0U)
8557#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)
8558#define FMC_SR_IRS FMC_SR_IRS_Msk
8559#define FMC_SR_ILS_Pos (1U)
8560#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)
8561#define FMC_SR_ILS FMC_SR_ILS_Msk
8562#define FMC_SR_IFS_Pos (2U)
8563#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)
8564#define FMC_SR_IFS FMC_SR_IFS_Msk
8565#define FMC_SR_IREN_Pos (3U)
8566#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)
8567#define FMC_SR_IREN FMC_SR_IREN_Msk
8568#define FMC_SR_ILEN_Pos (4U)
8569#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)
8570#define FMC_SR_ILEN FMC_SR_ILEN_Msk
8571#define FMC_SR_IFEN_Pos (5U)
8572#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)
8573#define FMC_SR_IFEN FMC_SR_IFEN_Msk
8574#define FMC_SR_FEMPT_Pos (6U)
8575#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)
8576#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk
8578/****************** Bit definition for FMC_PMEM register ******************/
8579#define FMC_PMEM_MEMSET3_Pos (0U)
8580#define FMC_PMEM_MEMSET3_Msk (0xFFUL << FMC_PMEM_MEMSET3_Pos)
8581#define FMC_PMEM_MEMSET3 FMC_PMEM_MEMSET3_Msk
8582#define FMC_PMEM_MEMSET3_0 (0x01UL << FMC_PMEM_MEMSET3_Pos)
8583#define FMC_PMEM_MEMSET3_1 (0x02UL << FMC_PMEM_MEMSET3_Pos)
8584#define FMC_PMEM_MEMSET3_2 (0x04UL << FMC_PMEM_MEMSET3_Pos)
8585#define FMC_PMEM_MEMSET3_3 (0x08UL << FMC_PMEM_MEMSET3_Pos)
8586#define FMC_PMEM_MEMSET3_4 (0x10UL << FMC_PMEM_MEMSET3_Pos)
8587#define FMC_PMEM_MEMSET3_5 (0x20UL << FMC_PMEM_MEMSET3_Pos)
8588#define FMC_PMEM_MEMSET3_6 (0x40UL << FMC_PMEM_MEMSET3_Pos)
8589#define FMC_PMEM_MEMSET3_7 (0x80UL << FMC_PMEM_MEMSET3_Pos)
8590#define FMC_PMEM_MEMWAIT3_Pos (8U)
8591#define FMC_PMEM_MEMWAIT3_Msk (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)
8592#define FMC_PMEM_MEMWAIT3 FMC_PMEM_MEMWAIT3_Msk
8593#define FMC_PMEM_MEMWAIT3_0 (0x01UL << FMC_PMEM_MEMWAIT3_Pos)
8594#define FMC_PMEM_MEMWAIT3_1 (0x02UL << FMC_PMEM_MEMWAIT3_Pos)
8595#define FMC_PMEM_MEMWAIT3_2 (0x04UL << FMC_PMEM_MEMWAIT3_Pos)
8596#define FMC_PMEM_MEMWAIT3_3 (0x08UL << FMC_PMEM_MEMWAIT3_Pos)
8597#define FMC_PMEM_MEMWAIT3_4 (0x10UL << FMC_PMEM_MEMWAIT3_Pos)
8598#define FMC_PMEM_MEMWAIT3_5 (0x20UL << FMC_PMEM_MEMWAIT3_Pos)
8599#define FMC_PMEM_MEMWAIT3_6 (0x40UL << FMC_PMEM_MEMWAIT3_Pos)
8600#define FMC_PMEM_MEMWAIT3_7 (0x80UL << FMC_PMEM_MEMWAIT3_Pos)
8601#define FMC_PMEM_MEMHOLD3_Pos (16U)
8602#define FMC_PMEM_MEMHOLD3_Msk (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)
8603#define FMC_PMEM_MEMHOLD3 FMC_PMEM_MEMHOLD3_Msk
8604#define FMC_PMEM_MEMHOLD3_0 (0x01UL << FMC_PMEM_MEMHOLD3_Pos)
8605#define FMC_PMEM_MEMHOLD3_1 (0x02UL << FMC_PMEM_MEMHOLD3_Pos)
8606#define FMC_PMEM_MEMHOLD3_2 (0x04UL << FMC_PMEM_MEMHOLD3_Pos)
8607#define FMC_PMEM_MEMHOLD3_3 (0x08UL << FMC_PMEM_MEMHOLD3_Pos)
8608#define FMC_PMEM_MEMHOLD3_4 (0x10UL << FMC_PMEM_MEMHOLD3_Pos)
8609#define FMC_PMEM_MEMHOLD3_5 (0x20UL << FMC_PMEM_MEMHOLD3_Pos)
8610#define FMC_PMEM_MEMHOLD3_6 (0x40UL << FMC_PMEM_MEMHOLD3_Pos)
8611#define FMC_PMEM_MEMHOLD3_7 (0x80UL << FMC_PMEM_MEMHOLD3_Pos)
8612#define FMC_PMEM_MEMHIZ3_Pos (24U)
8613#define FMC_PMEM_MEMHIZ3_Msk (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)
8614#define FMC_PMEM_MEMHIZ3 FMC_PMEM_MEMHIZ3_Msk
8615#define FMC_PMEM_MEMHIZ3_0 (0x01UL << FMC_PMEM_MEMHIZ3_Pos)
8616#define FMC_PMEM_MEMHIZ3_1 (0x02UL << FMC_PMEM_MEMHIZ3_Pos)
8617#define FMC_PMEM_MEMHIZ3_2 (0x04UL << FMC_PMEM_MEMHIZ3_Pos)
8618#define FMC_PMEM_MEMHIZ3_3 (0x08UL << FMC_PMEM_MEMHIZ3_Pos)
8619#define FMC_PMEM_MEMHIZ3_4 (0x10UL << FMC_PMEM_MEMHIZ3_Pos)
8620#define FMC_PMEM_MEMHIZ3_5 (0x20UL << FMC_PMEM_MEMHIZ3_Pos)
8621#define FMC_PMEM_MEMHIZ3_6 (0x40UL << FMC_PMEM_MEMHIZ3_Pos)
8622#define FMC_PMEM_MEMHIZ3_7 (0x80UL << FMC_PMEM_MEMHIZ3_Pos)
8624/****************** Bit definition for FMC_PATT register ******************/
8625#define FMC_PATT_ATTSET3_Pos (0U)
8626#define FMC_PATT_ATTSET3_Msk (0xFFUL << FMC_PATT_ATTSET3_Pos)
8627#define FMC_PATT_ATTSET3 FMC_PATT_ATTSET3_Msk
8628#define FMC_PATT_ATTSET3_0 (0x01UL << FMC_PATT_ATTSET3_Pos)
8629#define FMC_PATT_ATTSET3_1 (0x02UL << FMC_PATT_ATTSET3_Pos)
8630#define FMC_PATT_ATTSET3_2 (0x04UL << FMC_PATT_ATTSET3_Pos)
8631#define FMC_PATT_ATTSET3_3 (0x08UL << FMC_PATT_ATTSET3_Pos)
8632#define FMC_PATT_ATTSET3_4 (0x10UL << FMC_PATT_ATTSET3_Pos)
8633#define FMC_PATT_ATTSET3_5 (0x20UL << FMC_PATT_ATTSET3_Pos)
8634#define FMC_PATT_ATTSET3_6 (0x40UL << FMC_PATT_ATTSET3_Pos)
8635#define FMC_PATT_ATTSET3_7 (0x80UL << FMC_PATT_ATTSET3_Pos)
8636#define FMC_PATT_ATTWAIT3_Pos (8U)
8637#define FMC_PATT_ATTWAIT3_Msk (0xFFUL << FMC_PATT_ATTWAIT3_Pos)
8638#define FMC_PATT_ATTWAIT3 FMC_PATT_ATTWAIT3_Msk
8639#define FMC_PATT_ATTWAIT3_0 (0x01UL << FMC_PATT_ATTWAIT3_Pos)
8640#define FMC_PATT_ATTWAIT3_1 (0x02UL << FMC_PATT_ATTWAIT3_Pos)
8641#define FMC_PATT_ATTWAIT3_2 (0x04UL << FMC_PATT_ATTWAIT3_Pos)
8642#define FMC_PATT_ATTWAIT3_3 (0x08UL << FMC_PATT_ATTWAIT3_Pos)
8643#define FMC_PATT_ATTWAIT3_4 (0x10UL << FMC_PATT_ATTWAIT3_Pos)
8644#define FMC_PATT_ATTWAIT3_5 (0x20UL << FMC_PATT_ATTWAIT3_Pos)
8645#define FMC_PATT_ATTWAIT3_6 (0x40UL << FMC_PATT_ATTWAIT3_Pos)
8646#define FMC_PATT_ATTWAIT3_7 (0x80UL << FMC_PATT_ATTWAIT3_Pos)
8647#define FMC_PATT_ATTHOLD3_Pos (16U)
8648#define FMC_PATT_ATTHOLD3_Msk (0xFFUL << FMC_PATT_ATTHOLD3_Pos)
8649#define FMC_PATT_ATTHOLD3 FMC_PATT_ATTHOLD3_Msk
8650#define FMC_PATT_ATTHOLD3_0 (0x01UL << FMC_PATT_ATTHOLD3_Pos)
8651#define FMC_PATT_ATTHOLD3_1 (0x02UL << FMC_PATT_ATTHOLD3_Pos)
8652#define FMC_PATT_ATTHOLD3_2 (0x04UL << FMC_PATT_ATTHOLD3_Pos)
8653#define FMC_PATT_ATTHOLD3_3 (0x08UL << FMC_PATT_ATTHOLD3_Pos)
8654#define FMC_PATT_ATTHOLD3_4 (0x10UL << FMC_PATT_ATTHOLD3_Pos)
8655#define FMC_PATT_ATTHOLD3_5 (0x20UL << FMC_PATT_ATTHOLD3_Pos)
8656#define FMC_PATT_ATTHOLD3_6 (0x40UL << FMC_PATT_ATTHOLD3_Pos)
8657#define FMC_PATT_ATTHOLD3_7 (0x80UL << FMC_PATT_ATTHOLD3_Pos)
8658#define FMC_PATT_ATTHIZ3_Pos (24U)
8659#define FMC_PATT_ATTHIZ3_Msk (0xFFUL << FMC_PATT_ATTHIZ3_Pos)
8660#define FMC_PATT_ATTHIZ3 FMC_PATT_ATTHIZ3_Msk
8661#define FMC_PATT_ATTHIZ3_0 (0x01UL << FMC_PATT_ATTHIZ3_Pos)
8662#define FMC_PATT_ATTHIZ3_1 (0x02UL << FMC_PATT_ATTHIZ3_Pos)
8663#define FMC_PATT_ATTHIZ3_2 (0x04UL << FMC_PATT_ATTHIZ3_Pos)
8664#define FMC_PATT_ATTHIZ3_3 (0x08UL << FMC_PATT_ATTHIZ3_Pos)
8665#define FMC_PATT_ATTHIZ3_4 (0x10UL << FMC_PATT_ATTHIZ3_Pos)
8666#define FMC_PATT_ATTHIZ3_5 (0x20UL << FMC_PATT_ATTHIZ3_Pos)
8667#define FMC_PATT_ATTHIZ3_6 (0x40UL << FMC_PATT_ATTHIZ3_Pos)
8668#define FMC_PATT_ATTHIZ3_7 (0x80UL << FMC_PATT_ATTHIZ3_Pos)
8670/****************** Bit definition for FMC_ECCR register ******************/
8671#define FMC_ECCR_ECC3_Pos (0U)
8672#define FMC_ECCR_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)
8673#define FMC_ECCR_ECC3 FMC_ECCR_ECC3_Msk
8675/****************** Bit definition for FMC_SDCR1 register ******************/
8676#define FMC_SDCR1_NC_Pos (0U)
8677#define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos)
8678#define FMC_SDCR1_NC FMC_SDCR1_NC_Msk
8679#define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos)
8680#define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos)
8681#define FMC_SDCR1_NR_Pos (2U)
8682#define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos)
8683#define FMC_SDCR1_NR FMC_SDCR1_NR_Msk
8684#define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos)
8685#define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos)
8686#define FMC_SDCR1_MWID_Pos (4U)
8687#define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos)
8688#define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk
8689#define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos)
8690#define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos)
8691#define FMC_SDCR1_NB_Pos (6U)
8692#define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos)
8693#define FMC_SDCR1_NB FMC_SDCR1_NB_Msk
8694#define FMC_SDCR1_CAS_Pos (7U)
8695#define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos)
8696#define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk
8697#define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos)
8698#define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos)
8699#define FMC_SDCR1_WP_Pos (9U)
8700#define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos)
8701#define FMC_SDCR1_WP FMC_SDCR1_WP_Msk
8702#define FMC_SDCR1_SDCLK_Pos (10U)
8703#define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos)
8704#define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk
8705#define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos)
8706#define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos)
8707#define FMC_SDCR1_RBURST_Pos (12U)
8708#define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos)
8709#define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk
8710#define FMC_SDCR1_RPIPE_Pos (13U)
8711#define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos)
8712#define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk
8713#define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos)
8714#define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos)
8716/****************** Bit definition for FMC_SDCR2 register ******************/
8717#define FMC_SDCR2_NC_Pos (0U)
8718#define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos)
8719#define FMC_SDCR2_NC FMC_SDCR2_NC_Msk
8720#define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos)
8721#define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos)
8722#define FMC_SDCR2_NR_Pos (2U)
8723#define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos)
8724#define FMC_SDCR2_NR FMC_SDCR2_NR_Msk
8725#define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos)
8726#define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos)
8727#define FMC_SDCR2_MWID_Pos (4U)
8728#define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos)
8729#define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk
8730#define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos)
8731#define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos)
8732#define FMC_SDCR2_NB_Pos (6U)
8733#define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos)
8734#define FMC_SDCR2_NB FMC_SDCR2_NB_Msk
8735#define FMC_SDCR2_CAS_Pos (7U)
8736#define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos)
8737#define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk
8738#define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos)
8739#define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos)
8740#define FMC_SDCR2_WP_Pos (9U)
8741#define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos)
8742#define FMC_SDCR2_WP FMC_SDCR2_WP_Msk
8743#define FMC_SDCR2_SDCLK_Pos (10U)
8744#define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos)
8745#define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk
8746#define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos)
8747#define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos)
8748#define FMC_SDCR2_RBURST_Pos (12U)
8749#define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos)
8750#define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk
8751#define FMC_SDCR2_RPIPE_Pos (13U)
8752#define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos)
8753#define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk
8754#define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos)
8755#define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos)
8757/****************** Bit definition for FMC_SDTR1 register ******************/
8758#define FMC_SDTR1_TMRD_Pos (0U)
8759#define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos)
8760#define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk
8761#define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos)
8762#define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos)
8763#define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos)
8764#define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos)
8765#define FMC_SDTR1_TXSR_Pos (4U)
8766#define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos)
8767#define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk
8768#define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos)
8769#define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos)
8770#define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos)
8771#define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos)
8772#define FMC_SDTR1_TRAS_Pos (8U)
8773#define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos)
8774#define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk
8775#define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos)
8776#define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos)
8777#define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos)
8778#define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos)
8779#define FMC_SDTR1_TRC_Pos (12U)
8780#define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos)
8781#define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk
8782#define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos)
8783#define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos)
8784#define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos)
8785#define FMC_SDTR1_TWR_Pos (16U)
8786#define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos)
8787#define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk
8788#define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos)
8789#define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos)
8790#define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos)
8791#define FMC_SDTR1_TRP_Pos (20U)
8792#define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos)
8793#define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk
8794#define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos)
8795#define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos)
8796#define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos)
8797#define FMC_SDTR1_TRCD_Pos (24U)
8798#define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos)
8799#define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk
8800#define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos)
8801#define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos)
8802#define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos)
8804/****************** Bit definition for FMC_SDTR2 register ******************/
8805#define FMC_SDTR2_TMRD_Pos (0U)
8806#define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos)
8807#define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk
8808#define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos)
8809#define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos)
8810#define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos)
8811#define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos)
8812#define FMC_SDTR2_TXSR_Pos (4U)
8813#define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos)
8814#define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk
8815#define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos)
8816#define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos)
8817#define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos)
8818#define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos)
8819#define FMC_SDTR2_TRAS_Pos (8U)
8820#define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos)
8821#define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk
8822#define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos)
8823#define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos)
8824#define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos)
8825#define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos)
8826#define FMC_SDTR2_TRC_Pos (12U)
8827#define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos)
8828#define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk
8829#define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos)
8830#define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos)
8831#define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos)
8832#define FMC_SDTR2_TWR_Pos (16U)
8833#define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos)
8834#define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk
8835#define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos)
8836#define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos)
8837#define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos)
8838#define FMC_SDTR2_TRP_Pos (20U)
8839#define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos)
8840#define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk
8841#define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos)
8842#define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos)
8843#define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos)
8844#define FMC_SDTR2_TRCD_Pos (24U)
8845#define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos)
8846#define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk
8847#define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos)
8848#define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos)
8849#define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos)
8851/****************** Bit definition for FMC_SDCMR register ******************/
8852#define FMC_SDCMR_MODE_Pos (0U)
8853#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)
8854#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk
8855#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)
8856#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)
8857#define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos)
8858#define FMC_SDCMR_CTB2_Pos (3U)
8859#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)
8860#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk
8861#define FMC_SDCMR_CTB1_Pos (4U)
8862#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)
8863#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk
8864#define FMC_SDCMR_NRFS_Pos (5U)
8865#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)
8866#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk
8867#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)
8868#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)
8869#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)
8870#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)
8871#define FMC_SDCMR_MRD_Pos (9U)
8872#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)
8873#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk
8875/****************** Bit definition for FMC_SDRTR register ******************/
8876#define FMC_SDRTR_CRE_Pos (0U)
8877#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)
8878#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk
8879#define FMC_SDRTR_COUNT_Pos (1U)
8880#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)
8881#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk
8882#define FMC_SDRTR_REIE_Pos (14U)
8883#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)
8884#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk
8886/****************** Bit definition for FMC_SDSR register ******************/
8887#define FMC_SDSR_RE_Pos (0U)
8888#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)
8889#define FMC_SDSR_RE FMC_SDSR_RE_Msk
8890#define FMC_SDSR_MODES1_Pos (1U)
8891#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)
8892#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk
8893#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)
8894#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)
8895#define FMC_SDSR_MODES2_Pos (3U)
8896#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)
8897#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk
8898#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)
8899#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)
8900#define FMC_SDSR_BUSY_Pos (5U)
8901#define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos)
8902#define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk
8904/******************************************************************************/
8905/* */
8906/* General Purpose I/O */
8907/* */
8908/******************************************************************************/
8909/****************** Bits definition for GPIO_MODER register *****************/
8910#define GPIO_MODER_MODER0_Pos (0U)
8911#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)
8912#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
8913#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)
8914#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)
8915#define GPIO_MODER_MODER1_Pos (2U)
8916#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)
8917#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
8918#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)
8919#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)
8920#define GPIO_MODER_MODER2_Pos (4U)
8921#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)
8922#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
8923#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)
8924#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)
8925#define GPIO_MODER_MODER3_Pos (6U)
8926#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)
8927#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
8928#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)
8929#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)
8930#define GPIO_MODER_MODER4_Pos (8U)
8931#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)
8932#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
8933#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)
8934#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)
8935#define GPIO_MODER_MODER5_Pos (10U)
8936#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)
8937#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
8938#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)
8939#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)
8940#define GPIO_MODER_MODER6_Pos (12U)
8941#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)
8942#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
8943#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)
8944#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)
8945#define GPIO_MODER_MODER7_Pos (14U)
8946#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)
8947#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
8948#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)
8949#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)
8950#define GPIO_MODER_MODER8_Pos (16U)
8951#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)
8952#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
8953#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)
8954#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)
8955#define GPIO_MODER_MODER9_Pos (18U)
8956#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)
8957#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
8958#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)
8959#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)
8960#define GPIO_MODER_MODER10_Pos (20U)
8961#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)
8962#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
8963#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)
8964#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)
8965#define GPIO_MODER_MODER11_Pos (22U)
8966#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)
8967#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
8968#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)
8969#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)
8970#define GPIO_MODER_MODER12_Pos (24U)
8971#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)
8972#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
8973#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)
8974#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)
8975#define GPIO_MODER_MODER13_Pos (26U)
8976#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)
8977#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
8978#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)
8979#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)
8980#define GPIO_MODER_MODER14_Pos (28U)
8981#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)
8982#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
8983#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)
8984#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)
8985#define GPIO_MODER_MODER15_Pos (30U)
8986#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)
8987#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
8988#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)
8989#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)
8991/****************** Bits definition for GPIO_OTYPER register ****************/
8992#define GPIO_OTYPER_OT0_Pos (0U)
8993#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)
8994#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
8995#define GPIO_OTYPER_OT1_Pos (1U)
8996#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)
8997#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
8998#define GPIO_OTYPER_OT2_Pos (2U)
8999#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)
9000#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
9001#define GPIO_OTYPER_OT3_Pos (3U)
9002#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)
9003#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
9004#define GPIO_OTYPER_OT4_Pos (4U)
9005#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)
9006#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
9007#define GPIO_OTYPER_OT5_Pos (5U)
9008#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)
9009#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
9010#define GPIO_OTYPER_OT6_Pos (6U)
9011#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)
9012#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
9013#define GPIO_OTYPER_OT7_Pos (7U)
9014#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)
9015#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
9016#define GPIO_OTYPER_OT8_Pos (8U)
9017#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)
9018#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
9019#define GPIO_OTYPER_OT9_Pos (9U)
9020#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)
9021#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
9022#define GPIO_OTYPER_OT10_Pos (10U)
9023#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)
9024#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
9025#define GPIO_OTYPER_OT11_Pos (11U)
9026#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)
9027#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
9028#define GPIO_OTYPER_OT12_Pos (12U)
9029#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)
9030#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
9031#define GPIO_OTYPER_OT13_Pos (13U)
9032#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)
9033#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
9034#define GPIO_OTYPER_OT14_Pos (14U)
9035#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)
9036#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
9037#define GPIO_OTYPER_OT15_Pos (15U)
9038#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)
9039#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
9040
9041/* Legacy defines */
9042#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
9043#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
9044#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
9045#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
9046#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
9047#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
9048#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
9049#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
9050#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
9051#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
9052#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
9053#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
9054#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
9055#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
9056#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
9057#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
9058
9059/****************** Bits definition for GPIO_OSPEEDR register ***************/
9060#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)
9061#define GPIO_OSPEEDR_OSPEEDR0_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
9062#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk
9063#define GPIO_OSPEEDR_OSPEEDR0_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
9064#define GPIO_OSPEEDR_OSPEEDR0_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
9065#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)
9066#define GPIO_OSPEEDR_OSPEEDR1_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
9067#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk
9068#define GPIO_OSPEEDR_OSPEEDR1_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
9069#define GPIO_OSPEEDR_OSPEEDR1_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
9070#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)
9071#define GPIO_OSPEEDR_OSPEEDR2_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
9072#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk
9073#define GPIO_OSPEEDR_OSPEEDR2_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
9074#define GPIO_OSPEEDR_OSPEEDR2_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
9075#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)
9076#define GPIO_OSPEEDR_OSPEEDR3_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
9077#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk
9078#define GPIO_OSPEEDR_OSPEEDR3_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
9079#define GPIO_OSPEEDR_OSPEEDR3_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
9080#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)
9081#define GPIO_OSPEEDR_OSPEEDR4_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
9082#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk
9083#define GPIO_OSPEEDR_OSPEEDR4_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
9084#define GPIO_OSPEEDR_OSPEEDR4_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
9085#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)
9086#define GPIO_OSPEEDR_OSPEEDR5_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
9087#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk
9088#define GPIO_OSPEEDR_OSPEEDR5_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
9089#define GPIO_OSPEEDR_OSPEEDR5_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
9090#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)
9091#define GPIO_OSPEEDR_OSPEEDR6_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
9092#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk
9093#define GPIO_OSPEEDR_OSPEEDR6_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
9094#define GPIO_OSPEEDR_OSPEEDR6_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
9095#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)
9096#define GPIO_OSPEEDR_OSPEEDR7_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
9097#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk
9098#define GPIO_OSPEEDR_OSPEEDR7_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
9099#define GPIO_OSPEEDR_OSPEEDR7_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
9100#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)
9101#define GPIO_OSPEEDR_OSPEEDR8_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
9102#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk
9103#define GPIO_OSPEEDR_OSPEEDR8_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
9104#define GPIO_OSPEEDR_OSPEEDR8_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
9105#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)
9106#define GPIO_OSPEEDR_OSPEEDR9_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
9107#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk
9108#define GPIO_OSPEEDR_OSPEEDR9_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
9109#define GPIO_OSPEEDR_OSPEEDR9_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
9110#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)
9111#define GPIO_OSPEEDR_OSPEEDR10_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
9112#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk
9113#define GPIO_OSPEEDR_OSPEEDR10_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
9114#define GPIO_OSPEEDR_OSPEEDR10_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
9115#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)
9116#define GPIO_OSPEEDR_OSPEEDR11_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
9117#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk
9118#define GPIO_OSPEEDR_OSPEEDR11_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
9119#define GPIO_OSPEEDR_OSPEEDR11_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
9120#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)
9121#define GPIO_OSPEEDR_OSPEEDR12_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
9122#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk
9123#define GPIO_OSPEEDR_OSPEEDR12_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
9124#define GPIO_OSPEEDR_OSPEEDR12_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
9125#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)
9126#define GPIO_OSPEEDR_OSPEEDR13_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
9127#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk
9128#define GPIO_OSPEEDR_OSPEEDR13_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
9129#define GPIO_OSPEEDR_OSPEEDR13_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
9130#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)
9131#define GPIO_OSPEEDR_OSPEEDR14_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
9132#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk
9133#define GPIO_OSPEEDR_OSPEEDR14_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
9134#define GPIO_OSPEEDR_OSPEEDR14_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
9135#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)
9136#define GPIO_OSPEEDR_OSPEEDR15_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
9137#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk
9138#define GPIO_OSPEEDR_OSPEEDR15_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
9139#define GPIO_OSPEEDR_OSPEEDR15_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
9141/* legacy defines */
9142#define GPIO_OSPEEDER_OSPEEDR0_Pos GPIO_OSPEEDR_OSPEEDR0_Pos
9143#define GPIO_OSPEEDER_OSPEEDR0_Msk GPIO_OSPEEDR_OSPEEDR0_Msk
9144#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0
9145#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEEDR0_0
9146#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEEDR0_1
9147#define GPIO_OSPEEDER_OSPEEDR1_Pos GPIO_OSPEEDR_OSPEEDR1_Pos
9148#define GPIO_OSPEEDER_OSPEEDR1_Msk GPIO_OSPEEDR_OSPEEDR1_Msk
9149#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1
9150#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEEDR1_0
9151#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEEDR1_1
9152#define GPIO_OSPEEDER_OSPEEDR2_Pos GPIO_OSPEEDR_OSPEEDR2_Pos
9153#define GPIO_OSPEEDER_OSPEEDR2_Msk GPIO_OSPEEDR_OSPEEDR2_Msk
9154#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2
9155#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEEDR2_0
9156#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEEDR2_1
9157#define GPIO_OSPEEDER_OSPEEDR3_Pos GPIO_OSPEEDR_OSPEEDR3_Pos
9158#define GPIO_OSPEEDER_OSPEEDR3_Msk GPIO_OSPEEDR_OSPEEDR3_Msk
9159#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3
9160#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEEDR3_0
9161#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEEDR3_1
9162#define GPIO_OSPEEDER_OSPEEDR4_Pos GPIO_OSPEEDR_OSPEEDR4_Pos
9163#define GPIO_OSPEEDER_OSPEEDR4_Msk GPIO_OSPEEDR_OSPEEDR4_Msk
9164#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4
9165#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEEDR4_0
9166#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEEDR4_1
9167#define GPIO_OSPEEDER_OSPEEDR5_Pos GPIO_OSPEEDR_OSPEEDR5_Pos
9168#define GPIO_OSPEEDER_OSPEEDR5_Msk GPIO_OSPEEDR_OSPEEDR5_Msk
9169#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5
9170#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEEDR5_0
9171#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEEDR5_1
9172#define GPIO_OSPEEDER_OSPEEDR6_Pos GPIO_OSPEEDR_OSPEEDR6_Pos
9173#define GPIO_OSPEEDER_OSPEEDR6_Msk GPIO_OSPEEDR_OSPEEDR6_Msk
9174#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6
9175#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEEDR6_0
9176#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEEDR6_1
9177#define GPIO_OSPEEDER_OSPEEDR7_Pos GPIO_OSPEEDR_OSPEEDR7_Pos
9178#define GPIO_OSPEEDER_OSPEEDR7_Msk GPIO_OSPEEDR_OSPEEDR7_Msk
9179#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7
9180#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEEDR7_0
9181#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEEDR7_1
9182#define GPIO_OSPEEDER_OSPEEDR8_Pos GPIO_OSPEEDR_OSPEEDR8_Pos
9183#define GPIO_OSPEEDER_OSPEEDR8_Msk GPIO_OSPEEDR_OSPEEDR8_Msk
9184#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8
9185#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEEDR8_0
9186#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEEDR8_1
9187#define GPIO_OSPEEDER_OSPEEDR9_Pos GPIO_OSPEEDR_OSPEEDR9_Pos
9188#define GPIO_OSPEEDER_OSPEEDR9_Msk GPIO_OSPEEDR_OSPEEDR9_Msk
9189#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9
9190#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEEDR9_0
9191#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEEDR9_1
9192#define GPIO_OSPEEDER_OSPEEDR10_Pos GPIO_OSPEEDR_OSPEEDR10_Pos
9193#define GPIO_OSPEEDER_OSPEEDR10_Msk GPIO_OSPEEDR_OSPEEDR10_Msk
9194#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10
9195#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0
9196#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1
9197#define GPIO_OSPEEDER_OSPEEDR11_Pos GPIO_OSPEEDR_OSPEEDR11_Pos
9198#define GPIO_OSPEEDER_OSPEEDR11_Msk GPIO_OSPEEDR_OSPEEDR11_Msk
9199#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11
9200#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0
9201#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1
9202#define GPIO_OSPEEDER_OSPEEDR12_Pos GPIO_OSPEEDR_OSPEEDR12_Pos
9203#define GPIO_OSPEEDER_OSPEEDR12_Msk GPIO_OSPEEDR_OSPEEDR12_Msk
9204#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12
9205#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0
9206#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1
9207#define GPIO_OSPEEDER_OSPEEDR13_Pos GPIO_OSPEEDR_OSPEEDR13_Pos
9208#define GPIO_OSPEEDER_OSPEEDR13_Msk GPIO_OSPEEDR_OSPEEDR13_Msk
9209#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13
9210#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0
9211#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1
9212#define GPIO_OSPEEDER_OSPEEDR14_Pos GPIO_OSPEEDR_OSPEEDR14_Pos
9213#define GPIO_OSPEEDER_OSPEEDR14_Msk GPIO_OSPEEDR_OSPEEDR14_Msk
9214#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14
9215#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0
9216#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1
9217#define GPIO_OSPEEDER_OSPEEDR15_Pos GPIO_OSPEEDR_OSPEEDR15_Pos
9218#define GPIO_OSPEEDER_OSPEEDR15_Msk GPIO_OSPEEDR_OSPEEDR15_Msk
9219#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15
9220#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0
9221#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1
9222
9223/****************** Bits definition for GPIO_PUPDR register *****************/
9224#define GPIO_PUPDR_PUPDR0_Pos (0U)
9225#define GPIO_PUPDR_PUPDR0_Msk (0x3UL << GPIO_PUPDR_PUPDR0_Pos)
9226#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk
9227#define GPIO_PUPDR_PUPDR0_0 (0x1UL << GPIO_PUPDR_PUPDR0_Pos)
9228#define GPIO_PUPDR_PUPDR0_1 (0x2UL << GPIO_PUPDR_PUPDR0_Pos)
9229#define GPIO_PUPDR_PUPDR1_Pos (2U)
9230#define GPIO_PUPDR_PUPDR1_Msk (0x3UL << GPIO_PUPDR_PUPDR1_Pos)
9231#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk
9232#define GPIO_PUPDR_PUPDR1_0 (0x1UL << GPIO_PUPDR_PUPDR1_Pos)
9233#define GPIO_PUPDR_PUPDR1_1 (0x2UL << GPIO_PUPDR_PUPDR1_Pos)
9234#define GPIO_PUPDR_PUPDR2_Pos (4U)
9235#define GPIO_PUPDR_PUPDR2_Msk (0x3UL << GPIO_PUPDR_PUPDR2_Pos)
9236#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk
9237#define GPIO_PUPDR_PUPDR2_0 (0x1UL << GPIO_PUPDR_PUPDR2_Pos)
9238#define GPIO_PUPDR_PUPDR2_1 (0x2UL << GPIO_PUPDR_PUPDR2_Pos)
9239#define GPIO_PUPDR_PUPDR3_Pos (6U)
9240#define GPIO_PUPDR_PUPDR3_Msk (0x3UL << GPIO_PUPDR_PUPDR3_Pos)
9241#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk
9242#define GPIO_PUPDR_PUPDR3_0 (0x1UL << GPIO_PUPDR_PUPDR3_Pos)
9243#define GPIO_PUPDR_PUPDR3_1 (0x2UL << GPIO_PUPDR_PUPDR3_Pos)
9244#define GPIO_PUPDR_PUPDR4_Pos (8U)
9245#define GPIO_PUPDR_PUPDR4_Msk (0x3UL << GPIO_PUPDR_PUPDR4_Pos)
9246#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk
9247#define GPIO_PUPDR_PUPDR4_0 (0x1UL << GPIO_PUPDR_PUPDR4_Pos)
9248#define GPIO_PUPDR_PUPDR4_1 (0x2UL << GPIO_PUPDR_PUPDR4_Pos)
9249#define GPIO_PUPDR_PUPDR5_Pos (10U)
9250#define GPIO_PUPDR_PUPDR5_Msk (0x3UL << GPIO_PUPDR_PUPDR5_Pos)
9251#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk
9252#define GPIO_PUPDR_PUPDR5_0 (0x1UL << GPIO_PUPDR_PUPDR5_Pos)
9253#define GPIO_PUPDR_PUPDR5_1 (0x2UL << GPIO_PUPDR_PUPDR5_Pos)
9254#define GPIO_PUPDR_PUPDR6_Pos (12U)
9255#define GPIO_PUPDR_PUPDR6_Msk (0x3UL << GPIO_PUPDR_PUPDR6_Pos)
9256#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk
9257#define GPIO_PUPDR_PUPDR6_0 (0x1UL << GPIO_PUPDR_PUPDR6_Pos)
9258#define GPIO_PUPDR_PUPDR6_1 (0x2UL << GPIO_PUPDR_PUPDR6_Pos)
9259#define GPIO_PUPDR_PUPDR7_Pos (14U)
9260#define GPIO_PUPDR_PUPDR7_Msk (0x3UL << GPIO_PUPDR_PUPDR7_Pos)
9261#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk
9262#define GPIO_PUPDR_PUPDR7_0 (0x1UL << GPIO_PUPDR_PUPDR7_Pos)
9263#define GPIO_PUPDR_PUPDR7_1 (0x2UL << GPIO_PUPDR_PUPDR7_Pos)
9264#define GPIO_PUPDR_PUPDR8_Pos (16U)
9265#define GPIO_PUPDR_PUPDR8_Msk (0x3UL << GPIO_PUPDR_PUPDR8_Pos)
9266#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk
9267#define GPIO_PUPDR_PUPDR8_0 (0x1UL << GPIO_PUPDR_PUPDR8_Pos)
9268#define GPIO_PUPDR_PUPDR8_1 (0x2UL << GPIO_PUPDR_PUPDR8_Pos)
9269#define GPIO_PUPDR_PUPDR9_Pos (18U)
9270#define GPIO_PUPDR_PUPDR9_Msk (0x3UL << GPIO_PUPDR_PUPDR9_Pos)
9271#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk
9272#define GPIO_PUPDR_PUPDR9_0 (0x1UL << GPIO_PUPDR_PUPDR9_Pos)
9273#define GPIO_PUPDR_PUPDR9_1 (0x2UL << GPIO_PUPDR_PUPDR9_Pos)
9274#define GPIO_PUPDR_PUPDR10_Pos (20U)
9275#define GPIO_PUPDR_PUPDR10_Msk (0x3UL << GPIO_PUPDR_PUPDR10_Pos)
9276#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk
9277#define GPIO_PUPDR_PUPDR10_0 (0x1UL << GPIO_PUPDR_PUPDR10_Pos)
9278#define GPIO_PUPDR_PUPDR10_1 (0x2UL << GPIO_PUPDR_PUPDR10_Pos)
9279#define GPIO_PUPDR_PUPDR11_Pos (22U)
9280#define GPIO_PUPDR_PUPDR11_Msk (0x3UL << GPIO_PUPDR_PUPDR11_Pos)
9281#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk
9282#define GPIO_PUPDR_PUPDR11_0 (0x1UL << GPIO_PUPDR_PUPDR11_Pos)
9283#define GPIO_PUPDR_PUPDR11_1 (0x2UL << GPIO_PUPDR_PUPDR11_Pos)
9284#define GPIO_PUPDR_PUPDR12_Pos (24U)
9285#define GPIO_PUPDR_PUPDR12_Msk (0x3UL << GPIO_PUPDR_PUPDR12_Pos)
9286#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk
9287#define GPIO_PUPDR_PUPDR12_0 (0x1UL << GPIO_PUPDR_PUPDR12_Pos)
9288#define GPIO_PUPDR_PUPDR12_1 (0x2UL << GPIO_PUPDR_PUPDR12_Pos)
9289#define GPIO_PUPDR_PUPDR13_Pos (26U)
9290#define GPIO_PUPDR_PUPDR13_Msk (0x3UL << GPIO_PUPDR_PUPDR13_Pos)
9291#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk
9292#define GPIO_PUPDR_PUPDR13_0 (0x1UL << GPIO_PUPDR_PUPDR13_Pos)
9293#define GPIO_PUPDR_PUPDR13_1 (0x2UL << GPIO_PUPDR_PUPDR13_Pos)
9294#define GPIO_PUPDR_PUPDR14_Pos (28U)
9295#define GPIO_PUPDR_PUPDR14_Msk (0x3UL << GPIO_PUPDR_PUPDR14_Pos)
9296#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk
9297#define GPIO_PUPDR_PUPDR14_0 (0x1UL << GPIO_PUPDR_PUPDR14_Pos)
9298#define GPIO_PUPDR_PUPDR14_1 (0x2UL << GPIO_PUPDR_PUPDR14_Pos)
9299#define GPIO_PUPDR_PUPDR15_Pos (30U)
9300#define GPIO_PUPDR_PUPDR15_Msk (0x3UL << GPIO_PUPDR_PUPDR15_Pos)
9301#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk
9302#define GPIO_PUPDR_PUPDR15_0 (0x1UL << GPIO_PUPDR_PUPDR15_Pos)
9303#define GPIO_PUPDR_PUPDR15_1 (0x2UL << GPIO_PUPDR_PUPDR15_Pos)
9305/****************** Bits definition for GPIO_IDR register *******************/
9306#define GPIO_IDR_ID0_Pos (0U)
9307#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
9308#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
9309#define GPIO_IDR_ID1_Pos (1U)
9310#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
9311#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
9312#define GPIO_IDR_ID2_Pos (2U)
9313#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
9314#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
9315#define GPIO_IDR_ID3_Pos (3U)
9316#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
9317#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
9318#define GPIO_IDR_ID4_Pos (4U)
9319#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
9320#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
9321#define GPIO_IDR_ID5_Pos (5U)
9322#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
9323#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
9324#define GPIO_IDR_ID6_Pos (6U)
9325#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
9326#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
9327#define GPIO_IDR_ID7_Pos (7U)
9328#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
9329#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
9330#define GPIO_IDR_ID8_Pos (8U)
9331#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
9332#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
9333#define GPIO_IDR_ID9_Pos (9U)
9334#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
9335#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
9336#define GPIO_IDR_ID10_Pos (10U)
9337#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
9338#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
9339#define GPIO_IDR_ID11_Pos (11U)
9340#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
9341#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
9342#define GPIO_IDR_ID12_Pos (12U)
9343#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
9344#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
9345#define GPIO_IDR_ID13_Pos (13U)
9346#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
9347#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
9348#define GPIO_IDR_ID14_Pos (14U)
9349#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
9350#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
9351#define GPIO_IDR_ID15_Pos (15U)
9352#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
9353#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
9354
9355/* Legacy defines */
9356#define GPIO_IDR_IDR_0 GPIO_IDR_ID0
9357#define GPIO_IDR_IDR_1 GPIO_IDR_ID1
9358#define GPIO_IDR_IDR_2 GPIO_IDR_ID2
9359#define GPIO_IDR_IDR_3 GPIO_IDR_ID3
9360#define GPIO_IDR_IDR_4 GPIO_IDR_ID4
9361#define GPIO_IDR_IDR_5 GPIO_IDR_ID5
9362#define GPIO_IDR_IDR_6 GPIO_IDR_ID6
9363#define GPIO_IDR_IDR_7 GPIO_IDR_ID7
9364#define GPIO_IDR_IDR_8 GPIO_IDR_ID8
9365#define GPIO_IDR_IDR_9 GPIO_IDR_ID9
9366#define GPIO_IDR_IDR_10 GPIO_IDR_ID10
9367#define GPIO_IDR_IDR_11 GPIO_IDR_ID11
9368#define GPIO_IDR_IDR_12 GPIO_IDR_ID12
9369#define GPIO_IDR_IDR_13 GPIO_IDR_ID13
9370#define GPIO_IDR_IDR_14 GPIO_IDR_ID14
9371#define GPIO_IDR_IDR_15 GPIO_IDR_ID15
9372
9373/****************** Bits definition for GPIO_ODR register *******************/
9374#define GPIO_ODR_OD0_Pos (0U)
9375#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
9376#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
9377#define GPIO_ODR_OD1_Pos (1U)
9378#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
9379#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
9380#define GPIO_ODR_OD2_Pos (2U)
9381#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
9382#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
9383#define GPIO_ODR_OD3_Pos (3U)
9384#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
9385#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
9386#define GPIO_ODR_OD4_Pos (4U)
9387#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
9388#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
9389#define GPIO_ODR_OD5_Pos (5U)
9390#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
9391#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
9392#define GPIO_ODR_OD6_Pos (6U)
9393#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
9394#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
9395#define GPIO_ODR_OD7_Pos (7U)
9396#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
9397#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
9398#define GPIO_ODR_OD8_Pos (8U)
9399#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
9400#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
9401#define GPIO_ODR_OD9_Pos (9U)
9402#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
9403#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
9404#define GPIO_ODR_OD10_Pos (10U)
9405#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
9406#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
9407#define GPIO_ODR_OD11_Pos (11U)
9408#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
9409#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
9410#define GPIO_ODR_OD12_Pos (12U)
9411#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
9412#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
9413#define GPIO_ODR_OD13_Pos (13U)
9414#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
9415#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
9416#define GPIO_ODR_OD14_Pos (14U)
9417#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
9418#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
9419#define GPIO_ODR_OD15_Pos (15U)
9420#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
9421#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
9422
9423/* Legacy defines */
9424#define GPIO_ODR_ODR_0 GPIO_ODR_OD0
9425#define GPIO_ODR_ODR_1 GPIO_ODR_OD1
9426#define GPIO_ODR_ODR_2 GPIO_ODR_OD2
9427#define GPIO_ODR_ODR_3 GPIO_ODR_OD3
9428#define GPIO_ODR_ODR_4 GPIO_ODR_OD4
9429#define GPIO_ODR_ODR_5 GPIO_ODR_OD5
9430#define GPIO_ODR_ODR_6 GPIO_ODR_OD6
9431#define GPIO_ODR_ODR_7 GPIO_ODR_OD7
9432#define GPIO_ODR_ODR_8 GPIO_ODR_OD8
9433#define GPIO_ODR_ODR_9 GPIO_ODR_OD9
9434#define GPIO_ODR_ODR_10 GPIO_ODR_OD10
9435#define GPIO_ODR_ODR_11 GPIO_ODR_OD11
9436#define GPIO_ODR_ODR_12 GPIO_ODR_OD12
9437#define GPIO_ODR_ODR_13 GPIO_ODR_OD13
9438#define GPIO_ODR_ODR_14 GPIO_ODR_OD14
9439#define GPIO_ODR_ODR_15 GPIO_ODR_OD15
9440
9441/****************** Bits definition for GPIO_BSRR register ******************/
9442#define GPIO_BSRR_BS0_Pos (0U)
9443#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
9444#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
9445#define GPIO_BSRR_BS1_Pos (1U)
9446#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
9447#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
9448#define GPIO_BSRR_BS2_Pos (2U)
9449#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
9450#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
9451#define GPIO_BSRR_BS3_Pos (3U)
9452#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
9453#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
9454#define GPIO_BSRR_BS4_Pos (4U)
9455#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
9456#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
9457#define GPIO_BSRR_BS5_Pos (5U)
9458#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
9459#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
9460#define GPIO_BSRR_BS6_Pos (6U)
9461#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
9462#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
9463#define GPIO_BSRR_BS7_Pos (7U)
9464#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
9465#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
9466#define GPIO_BSRR_BS8_Pos (8U)
9467#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
9468#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
9469#define GPIO_BSRR_BS9_Pos (9U)
9470#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
9471#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
9472#define GPIO_BSRR_BS10_Pos (10U)
9473#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
9474#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
9475#define GPIO_BSRR_BS11_Pos (11U)
9476#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
9477#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
9478#define GPIO_BSRR_BS12_Pos (12U)
9479#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
9480#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
9481#define GPIO_BSRR_BS13_Pos (13U)
9482#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
9483#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
9484#define GPIO_BSRR_BS14_Pos (14U)
9485#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
9486#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
9487#define GPIO_BSRR_BS15_Pos (15U)
9488#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
9489#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
9490#define GPIO_BSRR_BR0_Pos (16U)
9491#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
9492#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
9493#define GPIO_BSRR_BR1_Pos (17U)
9494#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
9495#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
9496#define GPIO_BSRR_BR2_Pos (18U)
9497#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
9498#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
9499#define GPIO_BSRR_BR3_Pos (19U)
9500#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
9501#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
9502#define GPIO_BSRR_BR4_Pos (20U)
9503#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
9504#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
9505#define GPIO_BSRR_BR5_Pos (21U)
9506#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
9507#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
9508#define GPIO_BSRR_BR6_Pos (22U)
9509#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
9510#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
9511#define GPIO_BSRR_BR7_Pos (23U)
9512#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
9513#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
9514#define GPIO_BSRR_BR8_Pos (24U)
9515#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
9516#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
9517#define GPIO_BSRR_BR9_Pos (25U)
9518#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
9519#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
9520#define GPIO_BSRR_BR10_Pos (26U)
9521#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
9522#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
9523#define GPIO_BSRR_BR11_Pos (27U)
9524#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
9525#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
9526#define GPIO_BSRR_BR12_Pos (28U)
9527#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
9528#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
9529#define GPIO_BSRR_BR13_Pos (29U)
9530#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
9531#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
9532#define GPIO_BSRR_BR14_Pos (30U)
9533#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
9534#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
9535#define GPIO_BSRR_BR15_Pos (31U)
9536#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
9537#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
9538
9539/* Legacy defines */
9540#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
9541#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
9542#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
9543#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
9544#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
9545#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
9546#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
9547#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
9548#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
9549#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
9550#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
9551#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
9552#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
9553#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
9554#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
9555#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
9556#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
9557#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
9558#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
9559#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
9560#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
9561#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
9562#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
9563#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
9564#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
9565#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
9566#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
9567#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
9568#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
9569#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
9570#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
9571#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
9572
9573/****************** Bit definition for GPIO_LCKR register *********************/
9574#define GPIO_LCKR_LCK0_Pos (0U)
9575#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
9576#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
9577#define GPIO_LCKR_LCK1_Pos (1U)
9578#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
9579#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
9580#define GPIO_LCKR_LCK2_Pos (2U)
9581#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
9582#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
9583#define GPIO_LCKR_LCK3_Pos (3U)
9584#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
9585#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
9586#define GPIO_LCKR_LCK4_Pos (4U)
9587#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
9588#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
9589#define GPIO_LCKR_LCK5_Pos (5U)
9590#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
9591#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
9592#define GPIO_LCKR_LCK6_Pos (6U)
9593#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
9594#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
9595#define GPIO_LCKR_LCK7_Pos (7U)
9596#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
9597#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
9598#define GPIO_LCKR_LCK8_Pos (8U)
9599#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
9600#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
9601#define GPIO_LCKR_LCK9_Pos (9U)
9602#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
9603#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
9604#define GPIO_LCKR_LCK10_Pos (10U)
9605#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
9606#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
9607#define GPIO_LCKR_LCK11_Pos (11U)
9608#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
9609#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
9610#define GPIO_LCKR_LCK12_Pos (12U)
9611#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
9612#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
9613#define GPIO_LCKR_LCK13_Pos (13U)
9614#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
9615#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
9616#define GPIO_LCKR_LCK14_Pos (14U)
9617#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
9618#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
9619#define GPIO_LCKR_LCK15_Pos (15U)
9620#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
9621#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
9622#define GPIO_LCKR_LCKK_Pos (16U)
9623#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
9624#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
9625
9626/****************** Bit definition for GPIO_AFRL register *********************/
9627#define GPIO_AFRL_AFRL0_Pos (0U)
9628#define GPIO_AFRL_AFRL0_Msk (0xFUL << GPIO_AFRL_AFRL0_Pos)
9629#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk
9630#define GPIO_AFRL_AFRL0_0 (0x1UL << GPIO_AFRL_AFRL0_Pos)
9631#define GPIO_AFRL_AFRL0_1 (0x2UL << GPIO_AFRL_AFRL0_Pos)
9632#define GPIO_AFRL_AFRL0_2 (0x4UL << GPIO_AFRL_AFRL0_Pos)
9633#define GPIO_AFRL_AFRL0_3 (0x8UL << GPIO_AFRL_AFRL0_Pos)
9634#define GPIO_AFRL_AFRL1_Pos (4U)
9635#define GPIO_AFRL_AFRL1_Msk (0xFUL << GPIO_AFRL_AFRL1_Pos)
9636#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk
9637#define GPIO_AFRL_AFRL1_0 (0x1UL << GPIO_AFRL_AFRL1_Pos)
9638#define GPIO_AFRL_AFRL1_1 (0x2UL << GPIO_AFRL_AFRL1_Pos)
9639#define GPIO_AFRL_AFRL1_2 (0x4UL << GPIO_AFRL_AFRL1_Pos)
9640#define GPIO_AFRL_AFRL1_3 (0x8UL << GPIO_AFRL_AFRL1_Pos)
9641#define GPIO_AFRL_AFRL2_Pos (8U)
9642#define GPIO_AFRL_AFRL2_Msk (0xFUL << GPIO_AFRL_AFRL2_Pos)
9643#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk
9644#define GPIO_AFRL_AFRL2_0 (0x1UL << GPIO_AFRL_AFRL2_Pos)
9645#define GPIO_AFRL_AFRL2_1 (0x2UL << GPIO_AFRL_AFRL2_Pos)
9646#define GPIO_AFRL_AFRL2_2 (0x4UL << GPIO_AFRL_AFRL2_Pos)
9647#define GPIO_AFRL_AFRL2_3 (0x8UL << GPIO_AFRL_AFRL2_Pos)
9648#define GPIO_AFRL_AFRL3_Pos (12U)
9649#define GPIO_AFRL_AFRL3_Msk (0xFUL << GPIO_AFRL_AFRL3_Pos)
9650#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk
9651#define GPIO_AFRL_AFRL3_0 (0x1UL << GPIO_AFRL_AFRL3_Pos)
9652#define GPIO_AFRL_AFRL3_1 (0x2UL << GPIO_AFRL_AFRL3_Pos)
9653#define GPIO_AFRL_AFRL3_2 (0x4UL << GPIO_AFRL_AFRL3_Pos)
9654#define GPIO_AFRL_AFRL3_3 (0x8UL << GPIO_AFRL_AFRL3_Pos)
9655#define GPIO_AFRL_AFRL4_Pos (16U)
9656#define GPIO_AFRL_AFRL4_Msk (0xFUL << GPIO_AFRL_AFRL4_Pos)
9657#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk
9658#define GPIO_AFRL_AFRL4_0 (0x1UL << GPIO_AFRL_AFRL4_Pos)
9659#define GPIO_AFRL_AFRL4_1 (0x2UL << GPIO_AFRL_AFRL4_Pos)
9660#define GPIO_AFRL_AFRL4_2 (0x4UL << GPIO_AFRL_AFRL4_Pos)
9661#define GPIO_AFRL_AFRL4_3 (0x8UL << GPIO_AFRL_AFRL4_Pos)
9662#define GPIO_AFRL_AFRL5_Pos (20U)
9663#define GPIO_AFRL_AFRL5_Msk (0xFUL << GPIO_AFRL_AFRL5_Pos)
9664#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk
9665#define GPIO_AFRL_AFRL5_0 (0x1UL << GPIO_AFRL_AFRL5_Pos)
9666#define GPIO_AFRL_AFRL5_1 (0x2UL << GPIO_AFRL_AFRL5_Pos)
9667#define GPIO_AFRL_AFRL5_2 (0x4UL << GPIO_AFRL_AFRL5_Pos)
9668#define GPIO_AFRL_AFRL5_3 (0x8UL << GPIO_AFRL_AFRL5_Pos)
9669#define GPIO_AFRL_AFRL6_Pos (24U)
9670#define GPIO_AFRL_AFRL6_Msk (0xFUL << GPIO_AFRL_AFRL6_Pos)
9671#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk
9672#define GPIO_AFRL_AFRL6_0 (0x1UL << GPIO_AFRL_AFRL6_Pos)
9673#define GPIO_AFRL_AFRL6_1 (0x2UL << GPIO_AFRL_AFRL6_Pos)
9674#define GPIO_AFRL_AFRL6_2 (0x4UL << GPIO_AFRL_AFRL6_Pos)
9675#define GPIO_AFRL_AFRL6_3 (0x8UL << GPIO_AFRL_AFRL6_Pos)
9676#define GPIO_AFRL_AFRL7_Pos (28U)
9677#define GPIO_AFRL_AFRL7_Msk (0xFUL << GPIO_AFRL_AFRL7_Pos)
9678#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk
9679#define GPIO_AFRL_AFRL7_0 (0x1UL << GPIO_AFRL_AFRL7_Pos)
9680#define GPIO_AFRL_AFRL7_1 (0x2UL << GPIO_AFRL_AFRL7_Pos)
9681#define GPIO_AFRL_AFRL7_2 (0x4UL << GPIO_AFRL_AFRL7_Pos)
9682#define GPIO_AFRL_AFRL7_3 (0x8UL << GPIO_AFRL_AFRL7_Pos)
9684/****************** Bit definition for GPIO_AFRH register *********************/
9685#define GPIO_AFRH_AFRH0_Pos (0U)
9686#define GPIO_AFRH_AFRH0_Msk (0xFUL << GPIO_AFRH_AFRH0_Pos)
9687#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk
9688#define GPIO_AFRH_AFRH0_0 (0x1UL << GPIO_AFRH_AFRH0_Pos)
9689#define GPIO_AFRH_AFRH0_1 (0x2UL << GPIO_AFRH_AFRH0_Pos)
9690#define GPIO_AFRH_AFRH0_2 (0x4UL << GPIO_AFRH_AFRH0_Pos)
9691#define GPIO_AFRH_AFRH0_3 (0x8UL << GPIO_AFRH_AFRH0_Pos)
9692#define GPIO_AFRH_AFRH1_Pos (4U)
9693#define GPIO_AFRH_AFRH1_Msk (0xFUL << GPIO_AFRH_AFRH1_Pos)
9694#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk
9695#define GPIO_AFRH_AFRH1_0 (0x1UL << GPIO_AFRH_AFRH1_Pos)
9696#define GPIO_AFRH_AFRH1_1 (0x2UL << GPIO_AFRH_AFRH1_Pos)
9697#define GPIO_AFRH_AFRH1_2 (0x4UL << GPIO_AFRH_AFRH1_Pos)
9698#define GPIO_AFRH_AFRH1_3 (0x8UL << GPIO_AFRH_AFRH1_Pos)
9699#define GPIO_AFRH_AFRH2_Pos (8U)
9700#define GPIO_AFRH_AFRH2_Msk (0xFUL << GPIO_AFRH_AFRH2_Pos)
9701#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk
9702#define GPIO_AFRH_AFRH2_0 (0x1UL << GPIO_AFRH_AFRH2_Pos)
9703#define GPIO_AFRH_AFRH2_1 (0x2UL << GPIO_AFRH_AFRH2_Pos)
9704#define GPIO_AFRH_AFRH2_2 (0x4UL << GPIO_AFRH_AFRH2_Pos)
9705#define GPIO_AFRH_AFRH2_3 (0x8UL << GPIO_AFRH_AFRH2_Pos)
9706#define GPIO_AFRH_AFRH3_Pos (12U)
9707#define GPIO_AFRH_AFRH3_Msk (0xFUL << GPIO_AFRH_AFRH3_Pos)
9708#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk
9709#define GPIO_AFRH_AFRH3_0 (0x1UL << GPIO_AFRH_AFRH3_Pos)
9710#define GPIO_AFRH_AFRH3_1 (0x2UL << GPIO_AFRH_AFRH3_Pos)
9711#define GPIO_AFRH_AFRH3_2 (0x4UL << GPIO_AFRH_AFRH3_Pos)
9712#define GPIO_AFRH_AFRH3_3 (0x8UL << GPIO_AFRH_AFRH3_Pos)
9713#define GPIO_AFRH_AFRH4_Pos (16U)
9714#define GPIO_AFRH_AFRH4_Msk (0xFUL << GPIO_AFRH_AFRH4_Pos)
9715#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk
9716#define GPIO_AFRH_AFRH4_0 (0x1UL << GPIO_AFRH_AFRH4_Pos)
9717#define GPIO_AFRH_AFRH4_1 (0x2UL << GPIO_AFRH_AFRH4_Pos)
9718#define GPIO_AFRH_AFRH4_2 (0x4UL << GPIO_AFRH_AFRH4_Pos)
9719#define GPIO_AFRH_AFRH4_3 (0x8UL << GPIO_AFRH_AFRH4_Pos)
9720#define GPIO_AFRH_AFRH5_Pos (20U)
9721#define GPIO_AFRH_AFRH5_Msk (0xFUL << GPIO_AFRH_AFRH5_Pos)
9722#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk
9723#define GPIO_AFRH_AFRH5_0 (0x1UL << GPIO_AFRH_AFRH5_Pos)
9724#define GPIO_AFRH_AFRH5_1 (0x2UL << GPIO_AFRH_AFRH5_Pos)
9725#define GPIO_AFRH_AFRH5_2 (0x4UL << GPIO_AFRH_AFRH5_Pos)
9726#define GPIO_AFRH_AFRH5_3 (0x8UL << GPIO_AFRH_AFRH5_Pos)
9727#define GPIO_AFRH_AFRH6_Pos (24U)
9728#define GPIO_AFRH_AFRH6_Msk (0xFUL << GPIO_AFRH_AFRH6_Pos)
9729#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk
9730#define GPIO_AFRH_AFRH6_0 (0x1UL << GPIO_AFRH_AFRH6_Pos)
9731#define GPIO_AFRH_AFRH6_1 (0x2UL << GPIO_AFRH_AFRH6_Pos)
9732#define GPIO_AFRH_AFRH6_2 (0x4UL << GPIO_AFRH_AFRH6_Pos)
9733#define GPIO_AFRH_AFRH6_3 (0x8UL << GPIO_AFRH_AFRH6_Pos)
9734#define GPIO_AFRH_AFRH7_Pos (28U)
9735#define GPIO_AFRH_AFRH7_Msk (0xFUL << GPIO_AFRH_AFRH7_Pos)
9736#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk
9737#define GPIO_AFRH_AFRH7_0 (0x1UL << GPIO_AFRH_AFRH7_Pos)
9738#define GPIO_AFRH_AFRH7_1 (0x2UL << GPIO_AFRH_AFRH7_Pos)
9739#define GPIO_AFRH_AFRH7_2 (0x4UL << GPIO_AFRH_AFRH7_Pos)
9740#define GPIO_AFRH_AFRH7_3 (0x8UL << GPIO_AFRH_AFRH7_Pos)
9743/******************************************************************************/
9744/* */
9745/* Inter-integrated Circuit Interface (I2C) */
9746/* */
9747/******************************************************************************/
9748/******************* Bit definition for I2C_CR1 register *******************/
9749#define I2C_CR1_PE_Pos (0U)
9750#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
9751#define I2C_CR1_PE I2C_CR1_PE_Msk
9752#define I2C_CR1_TXIE_Pos (1U)
9753#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)
9754#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk
9755#define I2C_CR1_RXIE_Pos (2U)
9756#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)
9757#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk
9758#define I2C_CR1_ADDRIE_Pos (3U)
9759#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)
9760#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk
9761#define I2C_CR1_NACKIE_Pos (4U)
9762#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)
9763#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk
9764#define I2C_CR1_STOPIE_Pos (5U)
9765#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)
9766#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk
9767#define I2C_CR1_TCIE_Pos (6U)
9768#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)
9769#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk
9770#define I2C_CR1_ERRIE_Pos (7U)
9771#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)
9772#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk
9773#define I2C_CR1_DNF_Pos (8U)
9774#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)
9775#define I2C_CR1_DNF I2C_CR1_DNF_Msk
9776#define I2C_CR1_ANFOFF_Pos (12U)
9777#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)
9778#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk
9779#define I2C_CR1_TXDMAEN_Pos (14U)
9780#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)
9781#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk
9782#define I2C_CR1_RXDMAEN_Pos (15U)
9783#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)
9784#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk
9785#define I2C_CR1_SBC_Pos (16U)
9786#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)
9787#define I2C_CR1_SBC I2C_CR1_SBC_Msk
9788#define I2C_CR1_NOSTRETCH_Pos (17U)
9789#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
9790#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
9791#define I2C_CR1_GCEN_Pos (19U)
9792#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)
9793#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk
9794#define I2C_CR1_SMBHEN_Pos (20U)
9795#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)
9796#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk
9797#define I2C_CR1_SMBDEN_Pos (21U)
9798#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)
9799#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk
9800#define I2C_CR1_ALERTEN_Pos (22U)
9801#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)
9802#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk
9803#define I2C_CR1_PECEN_Pos (23U)
9804#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)
9805#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk
9808/****************** Bit definition for I2C_CR2 register ********************/
9809#define I2C_CR2_SADD_Pos (0U)
9810#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)
9811#define I2C_CR2_SADD I2C_CR2_SADD_Msk
9812#define I2C_CR2_RD_WRN_Pos (10U)
9813#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)
9814#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk
9815#define I2C_CR2_ADD10_Pos (11U)
9816#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)
9817#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk
9818#define I2C_CR2_HEAD10R_Pos (12U)
9819#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)
9820#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk
9821#define I2C_CR2_START_Pos (13U)
9822#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)
9823#define I2C_CR2_START I2C_CR2_START_Msk
9824#define I2C_CR2_STOP_Pos (14U)
9825#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)
9826#define I2C_CR2_STOP I2C_CR2_STOP_Msk
9827#define I2C_CR2_NACK_Pos (15U)
9828#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)
9829#define I2C_CR2_NACK I2C_CR2_NACK_Msk
9830#define I2C_CR2_NBYTES_Pos (16U)
9831#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)
9832#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk
9833#define I2C_CR2_RELOAD_Pos (24U)
9834#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)
9835#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk
9836#define I2C_CR2_AUTOEND_Pos (25U)
9837#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)
9838#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk
9839#define I2C_CR2_PECBYTE_Pos (26U)
9840#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)
9841#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk
9843/******************* Bit definition for I2C_OAR1 register ******************/
9844#define I2C_OAR1_OA1_Pos (0U)
9845#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)
9846#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk
9847#define I2C_OAR1_OA1MODE_Pos (10U)
9848#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)
9849#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk
9850#define I2C_OAR1_OA1EN_Pos (15U)
9851#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)
9852#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk
9854/******************* Bit definition for I2C_OAR2 register ******************/
9855#define I2C_OAR2_OA2_Pos (1U)
9856#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)
9857#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk
9858#define I2C_OAR2_OA2MSK_Pos (8U)
9859#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)
9860#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk
9861#define I2C_OAR2_OA2NOMASK 0x00000000U
9862#define I2C_OAR2_OA2MASK01_Pos (8U)
9863#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)
9864#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk
9865#define I2C_OAR2_OA2MASK02_Pos (9U)
9866#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)
9867#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk
9868#define I2C_OAR2_OA2MASK03_Pos (8U)
9869#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)
9870#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk
9871#define I2C_OAR2_OA2MASK04_Pos (10U)
9872#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)
9873#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk
9874#define I2C_OAR2_OA2MASK05_Pos (8U)
9875#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)
9876#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk
9877#define I2C_OAR2_OA2MASK06_Pos (9U)
9878#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)
9879#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk
9880#define I2C_OAR2_OA2MASK07_Pos (8U)
9881#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)
9882#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk
9883#define I2C_OAR2_OA2EN_Pos (15U)
9884#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)
9885#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk
9887/******************* Bit definition for I2C_TIMINGR register *******************/
9888#define I2C_TIMINGR_SCLL_Pos (0U)
9889#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)
9890#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk
9891#define I2C_TIMINGR_SCLH_Pos (8U)
9892#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)
9893#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
9894#define I2C_TIMINGR_SDADEL_Pos (16U)
9895#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)
9896#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk
9897#define I2C_TIMINGR_SCLDEL_Pos (20U)
9898#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
9899#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk
9900#define I2C_TIMINGR_PRESC_Pos (28U)
9901#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)
9902#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk
9904/******************* Bit definition for I2C_TIMEOUTR register *******************/
9905#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
9906#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
9907#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk
9908#define I2C_TIMEOUTR_TIDLE_Pos (12U)
9909#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
9910#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk
9911#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
9912#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
9913#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk
9914#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
9915#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
9916#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk
9917#define I2C_TIMEOUTR_TEXTEN_Pos (31U)
9918#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
9919#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk
9921/****************** Bit definition for I2C_ISR register *********************/
9922#define I2C_ISR_TXE_Pos (0U)
9923#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)
9924#define I2C_ISR_TXE I2C_ISR_TXE_Msk
9925#define I2C_ISR_TXIS_Pos (1U)
9926#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)
9927#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk
9928#define I2C_ISR_RXNE_Pos (2U)
9929#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)
9930#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk
9931#define I2C_ISR_ADDR_Pos (3U)
9932#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)
9933#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk
9934#define I2C_ISR_NACKF_Pos (4U)
9935#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)
9936#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk
9937#define I2C_ISR_STOPF_Pos (5U)
9938#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)
9939#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk
9940#define I2C_ISR_TC_Pos (6U)
9941#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)
9942#define I2C_ISR_TC I2C_ISR_TC_Msk
9943#define I2C_ISR_TCR_Pos (7U)
9944#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)
9945#define I2C_ISR_TCR I2C_ISR_TCR_Msk
9946#define I2C_ISR_BERR_Pos (8U)
9947#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)
9948#define I2C_ISR_BERR I2C_ISR_BERR_Msk
9949#define I2C_ISR_ARLO_Pos (9U)
9950#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)
9951#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk
9952#define I2C_ISR_OVR_Pos (10U)
9953#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)
9954#define I2C_ISR_OVR I2C_ISR_OVR_Msk
9955#define I2C_ISR_PECERR_Pos (11U)
9956#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)
9957#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk
9958#define I2C_ISR_TIMEOUT_Pos (12U)
9959#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)
9960#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk
9961#define I2C_ISR_ALERT_Pos (13U)
9962#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)
9963#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk
9964#define I2C_ISR_BUSY_Pos (15U)
9965#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)
9966#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk
9967#define I2C_ISR_DIR_Pos (16U)
9968#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)
9969#define I2C_ISR_DIR I2C_ISR_DIR_Msk
9970#define I2C_ISR_ADDCODE_Pos (17U)
9971#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)
9972#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk
9974/****************** Bit definition for I2C_ICR register *********************/
9975#define I2C_ICR_ADDRCF_Pos (3U)
9976#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)
9977#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk
9978#define I2C_ICR_NACKCF_Pos (4U)
9979#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)
9980#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk
9981#define I2C_ICR_STOPCF_Pos (5U)
9982#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)
9983#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk
9984#define I2C_ICR_BERRCF_Pos (8U)
9985#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)
9986#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk
9987#define I2C_ICR_ARLOCF_Pos (9U)
9988#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)
9989#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk
9990#define I2C_ICR_OVRCF_Pos (10U)
9991#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)
9992#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk
9993#define I2C_ICR_PECCF_Pos (11U)
9994#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)
9995#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk
9996#define I2C_ICR_TIMOUTCF_Pos (12U)
9997#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)
9998#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk
9999#define I2C_ICR_ALERTCF_Pos (13U)
10000#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)
10001#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk
10003/****************** Bit definition for I2C_PECR register *********************/
10004#define I2C_PECR_PEC_Pos (0U)
10005#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)
10006#define I2C_PECR_PEC I2C_PECR_PEC_Msk
10008/****************** Bit definition for I2C_RXDR register *********************/
10009#define I2C_RXDR_RXDATA_Pos (0U)
10010#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)
10011#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk
10013/****************** Bit definition for I2C_TXDR register *********************/
10014#define I2C_TXDR_TXDATA_Pos (0U)
10015#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)
10016#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk
10019/******************************************************************************/
10020/* */
10021/* Independent WATCHDOG */
10022/* */
10023/******************************************************************************/
10024/******************* Bit definition for IWDG_KR register ********************/
10025#define IWDG_KR_KEY_Pos (0U)
10026#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
10027#define IWDG_KR_KEY IWDG_KR_KEY_Msk
10029/******************* Bit definition for IWDG_PR register ********************/
10030#define IWDG_PR_PR_Pos (0U)
10031#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
10032#define IWDG_PR_PR IWDG_PR_PR_Msk
10033#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
10034#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
10035#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
10037/******************* Bit definition for IWDG_RLR register *******************/
10038#define IWDG_RLR_RL_Pos (0U)
10039#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
10040#define IWDG_RLR_RL IWDG_RLR_RL_Msk
10042/******************* Bit definition for IWDG_SR register ********************/
10043#define IWDG_SR_PVU_Pos (0U)
10044#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
10045#define IWDG_SR_PVU IWDG_SR_PVU_Msk
10046#define IWDG_SR_RVU_Pos (1U)
10047#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
10048#define IWDG_SR_RVU IWDG_SR_RVU_Msk
10049#define IWDG_SR_WVU_Pos (2U)
10050#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)
10051#define IWDG_SR_WVU IWDG_SR_WVU_Msk
10053/******************* Bit definition for IWDG_KR register ********************/
10054#define IWDG_WINR_WIN_Pos (0U)
10055#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)
10056#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk
10058/******************************************************************************/
10059/* */
10060/* LCD-TFT Display Controller (LTDC) */
10061/* */
10062/******************************************************************************/
10063
10064/******************** Bit definition for LTDC_SSCR register *****************/
10065
10066#define LTDC_SSCR_VSH_Pos (0U)
10067#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)
10068#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk
10069#define LTDC_SSCR_HSW_Pos (16U)
10070#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)
10071#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk
10073/******************** Bit definition for LTDC_BPCR register *****************/
10074
10075#define LTDC_BPCR_AVBP_Pos (0U)
10076#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)
10077#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk
10078#define LTDC_BPCR_AHBP_Pos (16U)
10079#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)
10080#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk
10082/******************** Bit definition for LTDC_AWCR register *****************/
10083
10084#define LTDC_AWCR_AAH_Pos (0U)
10085#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)
10086#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk
10087#define LTDC_AWCR_AAW_Pos (16U)
10088#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)
10089#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk
10091/******************** Bit definition for LTDC_TWCR register *****************/
10092
10093#define LTDC_TWCR_TOTALH_Pos (0U)
10094#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)
10095#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk
10096#define LTDC_TWCR_TOTALW_Pos (16U)
10097#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)
10098#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk
10100/******************** Bit definition for LTDC_GCR register ******************/
10101
10102#define LTDC_GCR_LTDCEN_Pos (0U)
10103#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)
10104#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk
10105#define LTDC_GCR_DBW_Pos (4U)
10106#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)
10107#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk
10108#define LTDC_GCR_DGW_Pos (8U)
10109#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)
10110#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk
10111#define LTDC_GCR_DRW_Pos (12U)
10112#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)
10113#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk
10114#define LTDC_GCR_DEN_Pos (16U)
10115#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)
10116#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk
10117#define LTDC_GCR_PCPOL_Pos (28U)
10118#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)
10119#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk
10120#define LTDC_GCR_DEPOL_Pos (29U)
10121#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)
10122#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk
10123#define LTDC_GCR_VSPOL_Pos (30U)
10124#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)
10125#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk
10126#define LTDC_GCR_HSPOL_Pos (31U)
10127#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)
10128#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk
10131/******************** Bit definition for LTDC_SRCR register *****************/
10132
10133#define LTDC_SRCR_IMR_Pos (0U)
10134#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)
10135#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk
10136#define LTDC_SRCR_VBR_Pos (1U)
10137#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)
10138#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk
10140/******************** Bit definition for LTDC_BCCR register *****************/
10141
10142#define LTDC_BCCR_BCBLUE_Pos (0U)
10143#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)
10144#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk
10145#define LTDC_BCCR_BCGREEN_Pos (8U)
10146#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)
10147#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk
10148#define LTDC_BCCR_BCRED_Pos (16U)
10149#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)
10150#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk
10152/******************** Bit definition for LTDC_IER register ******************/
10153
10154#define LTDC_IER_LIE_Pos (0U)
10155#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)
10156#define LTDC_IER_LIE LTDC_IER_LIE_Msk
10157#define LTDC_IER_FUIE_Pos (1U)
10158#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)
10159#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk
10160#define LTDC_IER_TERRIE_Pos (2U)
10161#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)
10162#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk
10163#define LTDC_IER_RRIE_Pos (3U)
10164#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)
10165#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk
10167/******************** Bit definition for LTDC_ISR register ******************/
10168
10169#define LTDC_ISR_LIF_Pos (0U)
10170#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)
10171#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk
10172#define LTDC_ISR_FUIF_Pos (1U)
10173#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)
10174#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk
10175#define LTDC_ISR_TERRIF_Pos (2U)
10176#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)
10177#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk
10178#define LTDC_ISR_RRIF_Pos (3U)
10179#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)
10180#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk
10182/******************** Bit definition for LTDC_ICR register ******************/
10183
10184#define LTDC_ICR_CLIF_Pos (0U)
10185#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)
10186#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk
10187#define LTDC_ICR_CFUIF_Pos (1U)
10188#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)
10189#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk
10190#define LTDC_ICR_CTERRIF_Pos (2U)
10191#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)
10192#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk
10193#define LTDC_ICR_CRRIF_Pos (3U)
10194#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)
10195#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk
10197/******************** Bit definition for LTDC_LIPCR register ****************/
10198
10199#define LTDC_LIPCR_LIPOS_Pos (0U)
10200#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)
10201#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk
10203/******************** Bit definition for LTDC_CPSR register *****************/
10204
10205#define LTDC_CPSR_CYPOS_Pos (0U)
10206#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)
10207#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk
10208#define LTDC_CPSR_CXPOS_Pos (16U)
10209#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)
10210#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk
10212/******************** Bit definition for LTDC_CDSR register *****************/
10213
10214#define LTDC_CDSR_VDES_Pos (0U)
10215#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)
10216#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk
10217#define LTDC_CDSR_HDES_Pos (1U)
10218#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)
10219#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk
10220#define LTDC_CDSR_VSYNCS_Pos (2U)
10221#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)
10222#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk
10223#define LTDC_CDSR_HSYNCS_Pos (3U)
10224#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)
10225#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk
10227/******************** Bit definition for LTDC_LxCR register *****************/
10228
10229#define LTDC_LxCR_LEN_Pos (0U)
10230#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)
10231#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk
10232#define LTDC_LxCR_COLKEN_Pos (1U)
10233#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)
10234#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk
10235#define LTDC_LxCR_CLUTEN_Pos (4U)
10236#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)
10237#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk
10239/******************** Bit definition for LTDC_LxWHPCR register **************/
10240
10241#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)
10242#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)
10243#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk
10244#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)
10245#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)
10246#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk
10248/******************** Bit definition for LTDC_LxWVPCR register **************/
10249
10250#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)
10251#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)
10252#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk
10253#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)
10254#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)
10255#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk
10257/******************** Bit definition for LTDC_LxCKCR register ***************/
10258
10259#define LTDC_LxCKCR_CKBLUE_Pos (0U)
10260#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)
10261#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk
10262#define LTDC_LxCKCR_CKGREEN_Pos (8U)
10263#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)
10264#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk
10265#define LTDC_LxCKCR_CKRED_Pos (16U)
10266#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)
10267#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk
10269/******************** Bit definition for LTDC_LxPFCR register ***************/
10270
10271#define LTDC_LxPFCR_PF_Pos (0U)
10272#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)
10273#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk
10275/******************** Bit definition for LTDC_LxCACR register ***************/
10276
10277#define LTDC_LxCACR_CONSTA_Pos (0U)
10278#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)
10279#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk
10281/******************** Bit definition for LTDC_LxDCCR register ***************/
10282
10283#define LTDC_LxDCCR_DCBLUE_Pos (0U)
10284#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)
10285#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk
10286#define LTDC_LxDCCR_DCGREEN_Pos (8U)
10287#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)
10288#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk
10289#define LTDC_LxDCCR_DCRED_Pos (16U)
10290#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)
10291#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk
10292#define LTDC_LxDCCR_DCALPHA_Pos (24U)
10293#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)
10294#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk
10296/******************** Bit definition for LTDC_LxBFCR register ***************/
10297
10298#define LTDC_LxBFCR_BF2_Pos (0U)
10299#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)
10300#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk
10301#define LTDC_LxBFCR_BF1_Pos (8U)
10302#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)
10303#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk
10305/******************** Bit definition for LTDC_LxCFBAR register **************/
10306
10307#define LTDC_LxCFBAR_CFBADD_Pos (0U)
10308#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)
10309#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk
10311/******************** Bit definition for LTDC_LxCFBLR register **************/
10312
10313#define LTDC_LxCFBLR_CFBLL_Pos (0U)
10314#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)
10315#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk
10316#define LTDC_LxCFBLR_CFBP_Pos (16U)
10317#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)
10318#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk
10320/******************** Bit definition for LTDC_LxCFBLNR register *************/
10321
10322#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)
10323#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)
10324#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk
10326/******************** Bit definition for LTDC_LxCLUTWR register *************/
10327
10328#define LTDC_LxCLUTWR_BLUE_Pos (0U)
10329#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)
10330#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk
10331#define LTDC_LxCLUTWR_GREEN_Pos (8U)
10332#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)
10333#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk
10334#define LTDC_LxCLUTWR_RED_Pos (16U)
10335#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)
10336#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk
10337#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)
10338#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)
10339#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk
10341/******************************************************************************/
10342/* */
10343/* Power Control */
10344/* */
10345/******************************************************************************/
10346/******************** Bit definition for PWR_CR1 register ********************/
10347#define PWR_CR1_LPDS_Pos (0U)
10348#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)
10349#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk
10350#define PWR_CR1_PDDS_Pos (1U)
10351#define PWR_CR1_PDDS_Msk (0x1UL << PWR_CR1_PDDS_Pos)
10352#define PWR_CR1_PDDS PWR_CR1_PDDS_Msk
10353#define PWR_CR1_CSBF_Pos (3U)
10354#define PWR_CR1_CSBF_Msk (0x1UL << PWR_CR1_CSBF_Pos)
10355#define PWR_CR1_CSBF PWR_CR1_CSBF_Msk
10356#define PWR_CR1_PVDE_Pos (4U)
10357#define PWR_CR1_PVDE_Msk (0x1UL << PWR_CR1_PVDE_Pos)
10358#define PWR_CR1_PVDE PWR_CR1_PVDE_Msk
10359#define PWR_CR1_PLS_Pos (5U)
10360#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)
10361#define PWR_CR1_PLS PWR_CR1_PLS_Msk
10362#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)
10363#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)
10364#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)
10367#define PWR_CR1_PLS_LEV0 0x00000000U
10368#define PWR_CR1_PLS_LEV1_Pos (5U)
10369#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)
10370#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk
10371#define PWR_CR1_PLS_LEV2_Pos (6U)
10372#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)
10373#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk
10374#define PWR_CR1_PLS_LEV3_Pos (5U)
10375#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)
10376#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk
10377#define PWR_CR1_PLS_LEV4_Pos (7U)
10378#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)
10379#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk
10380#define PWR_CR1_PLS_LEV5_Pos (5U)
10381#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)
10382#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk
10383#define PWR_CR1_PLS_LEV6_Pos (6U)
10384#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)
10385#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk
10386#define PWR_CR1_PLS_LEV7_Pos (5U)
10387#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)
10388#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk
10389#define PWR_CR1_DBP_Pos (8U)
10390#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)
10391#define PWR_CR1_DBP PWR_CR1_DBP_Msk
10392#define PWR_CR1_FPDS_Pos (9U)
10393#define PWR_CR1_FPDS_Msk (0x1UL << PWR_CR1_FPDS_Pos)
10394#define PWR_CR1_FPDS PWR_CR1_FPDS_Msk
10395#define PWR_CR1_LPUDS_Pos (10U)
10396#define PWR_CR1_LPUDS_Msk (0x1UL << PWR_CR1_LPUDS_Pos)
10397#define PWR_CR1_LPUDS PWR_CR1_LPUDS_Msk
10398#define PWR_CR1_MRUDS_Pos (11U)
10399#define PWR_CR1_MRUDS_Msk (0x1UL << PWR_CR1_MRUDS_Pos)
10400#define PWR_CR1_MRUDS PWR_CR1_MRUDS_Msk
10401#define PWR_CR1_ADCDC1_Pos (13U)
10402#define PWR_CR1_ADCDC1_Msk (0x1UL << PWR_CR1_ADCDC1_Pos)
10403#define PWR_CR1_ADCDC1 PWR_CR1_ADCDC1_Msk
10404#define PWR_CR1_VOS_Pos (14U)
10405#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)
10406#define PWR_CR1_VOS PWR_CR1_VOS_Msk
10407#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)
10408#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)
10409#define PWR_CR1_ODEN_Pos (16U)
10410#define PWR_CR1_ODEN_Msk (0x1UL << PWR_CR1_ODEN_Pos)
10411#define PWR_CR1_ODEN PWR_CR1_ODEN_Msk
10412#define PWR_CR1_ODSWEN_Pos (17U)
10413#define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos)
10414#define PWR_CR1_ODSWEN PWR_CR1_ODSWEN_Msk
10415#define PWR_CR1_UDEN_Pos (18U)
10416#define PWR_CR1_UDEN_Msk (0x3UL << PWR_CR1_UDEN_Pos)
10417#define PWR_CR1_UDEN PWR_CR1_UDEN_Msk
10418#define PWR_CR1_UDEN_0 (0x1UL << PWR_CR1_UDEN_Pos)
10419#define PWR_CR1_UDEN_1 (0x2UL << PWR_CR1_UDEN_Pos)
10421/******************* Bit definition for PWR_CSR1 register ********************/
10422#define PWR_CSR1_WUIF_Pos (0U)
10423#define PWR_CSR1_WUIF_Msk (0x1UL << PWR_CSR1_WUIF_Pos)
10424#define PWR_CSR1_WUIF PWR_CSR1_WUIF_Msk
10425#define PWR_CSR1_SBF_Pos (1U)
10426#define PWR_CSR1_SBF_Msk (0x1UL << PWR_CSR1_SBF_Pos)
10427#define PWR_CSR1_SBF PWR_CSR1_SBF_Msk
10428#define PWR_CSR1_PVDO_Pos (2U)
10429#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)
10430#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk
10431#define PWR_CSR1_BRR_Pos (3U)
10432#define PWR_CSR1_BRR_Msk (0x1UL << PWR_CSR1_BRR_Pos)
10433#define PWR_CSR1_BRR PWR_CSR1_BRR_Msk
10434#define PWR_CSR1_EIWUP_Pos (8U)
10435#define PWR_CSR1_EIWUP_Msk (0x1UL << PWR_CSR1_EIWUP_Pos)
10436#define PWR_CSR1_EIWUP PWR_CSR1_EIWUP_Msk
10437#define PWR_CSR1_BRE_Pos (9U)
10438#define PWR_CSR1_BRE_Msk (0x1UL << PWR_CSR1_BRE_Pos)
10439#define PWR_CSR1_BRE PWR_CSR1_BRE_Msk
10440#define PWR_CSR1_VOSRDY_Pos (14U)
10441#define PWR_CSR1_VOSRDY_Msk (0x1UL << PWR_CSR1_VOSRDY_Pos)
10442#define PWR_CSR1_VOSRDY PWR_CSR1_VOSRDY_Msk
10443#define PWR_CSR1_ODRDY_Pos (16U)
10444#define PWR_CSR1_ODRDY_Msk (0x1UL << PWR_CSR1_ODRDY_Pos)
10445#define PWR_CSR1_ODRDY PWR_CSR1_ODRDY_Msk
10446#define PWR_CSR1_ODSWRDY_Pos (17U)
10447#define PWR_CSR1_ODSWRDY_Msk (0x1UL << PWR_CSR1_ODSWRDY_Pos)
10448#define PWR_CSR1_ODSWRDY PWR_CSR1_ODSWRDY_Msk
10449#define PWR_CSR1_UDRDY_Pos (18U)
10450#define PWR_CSR1_UDRDY_Msk (0x3UL << PWR_CSR1_UDRDY_Pos)
10451#define PWR_CSR1_UDRDY PWR_CSR1_UDRDY_Msk
10454/******************** Bit definition for PWR_CR2 register ********************/
10455#define PWR_CR2_CWUPF1_Pos (0U)
10456#define PWR_CR2_CWUPF1_Msk (0x1UL << PWR_CR2_CWUPF1_Pos)
10457#define PWR_CR2_CWUPF1 PWR_CR2_CWUPF1_Msk
10458#define PWR_CR2_CWUPF2_Pos (1U)
10459#define PWR_CR2_CWUPF2_Msk (0x1UL << PWR_CR2_CWUPF2_Pos)
10460#define PWR_CR2_CWUPF2 PWR_CR2_CWUPF2_Msk
10461#define PWR_CR2_CWUPF3_Pos (2U)
10462#define PWR_CR2_CWUPF3_Msk (0x1UL << PWR_CR2_CWUPF3_Pos)
10463#define PWR_CR2_CWUPF3 PWR_CR2_CWUPF3_Msk
10464#define PWR_CR2_CWUPF4_Pos (3U)
10465#define PWR_CR2_CWUPF4_Msk (0x1UL << PWR_CR2_CWUPF4_Pos)
10466#define PWR_CR2_CWUPF4 PWR_CR2_CWUPF4_Msk
10467#define PWR_CR2_CWUPF5_Pos (4U)
10468#define PWR_CR2_CWUPF5_Msk (0x1UL << PWR_CR2_CWUPF5_Pos)
10469#define PWR_CR2_CWUPF5 PWR_CR2_CWUPF5_Msk
10470#define PWR_CR2_CWUPF6_Pos (5U)
10471#define PWR_CR2_CWUPF6_Msk (0x1UL << PWR_CR2_CWUPF6_Pos)
10472#define PWR_CR2_CWUPF6 PWR_CR2_CWUPF6_Msk
10473#define PWR_CR2_WUPP1_Pos (8U)
10474#define PWR_CR2_WUPP1_Msk (0x1UL << PWR_CR2_WUPP1_Pos)
10475#define PWR_CR2_WUPP1 PWR_CR2_WUPP1_Msk
10476#define PWR_CR2_WUPP2_Pos (9U)
10477#define PWR_CR2_WUPP2_Msk (0x1UL << PWR_CR2_WUPP2_Pos)
10478#define PWR_CR2_WUPP2 PWR_CR2_WUPP2_Msk
10479#define PWR_CR2_WUPP3_Pos (10U)
10480#define PWR_CR2_WUPP3_Msk (0x1UL << PWR_CR2_WUPP3_Pos)
10481#define PWR_CR2_WUPP3 PWR_CR2_WUPP3_Msk
10482#define PWR_CR2_WUPP4_Pos (11U)
10483#define PWR_CR2_WUPP4_Msk (0x1UL << PWR_CR2_WUPP4_Pos)
10484#define PWR_CR2_WUPP4 PWR_CR2_WUPP4_Msk
10485#define PWR_CR2_WUPP5_Pos (12U)
10486#define PWR_CR2_WUPP5_Msk (0x1UL << PWR_CR2_WUPP5_Pos)
10487#define PWR_CR2_WUPP5 PWR_CR2_WUPP5_Msk
10488#define PWR_CR2_WUPP6_Pos (13U)
10489#define PWR_CR2_WUPP6_Msk (0x1UL << PWR_CR2_WUPP6_Pos)
10490#define PWR_CR2_WUPP6 PWR_CR2_WUPP6_Msk
10492/******************* Bit definition for PWR_CSR2 register ********************/
10493#define PWR_CSR2_WUPF1_Pos (0U)
10494#define PWR_CSR2_WUPF1_Msk (0x1UL << PWR_CSR2_WUPF1_Pos)
10495#define PWR_CSR2_WUPF1 PWR_CSR2_WUPF1_Msk
10496#define PWR_CSR2_WUPF2_Pos (1U)
10497#define PWR_CSR2_WUPF2_Msk (0x1UL << PWR_CSR2_WUPF2_Pos)
10498#define PWR_CSR2_WUPF2 PWR_CSR2_WUPF2_Msk
10499#define PWR_CSR2_WUPF3_Pos (2U)
10500#define PWR_CSR2_WUPF3_Msk (0x1UL << PWR_CSR2_WUPF3_Pos)
10501#define PWR_CSR2_WUPF3 PWR_CSR2_WUPF3_Msk
10502#define PWR_CSR2_WUPF4_Pos (3U)
10503#define PWR_CSR2_WUPF4_Msk (0x1UL << PWR_CSR2_WUPF4_Pos)
10504#define PWR_CSR2_WUPF4 PWR_CSR2_WUPF4_Msk
10505#define PWR_CSR2_WUPF5_Pos (4U)
10506#define PWR_CSR2_WUPF5_Msk (0x1UL << PWR_CSR2_WUPF5_Pos)
10507#define PWR_CSR2_WUPF5 PWR_CSR2_WUPF5_Msk
10508#define PWR_CSR2_WUPF6_Pos (5U)
10509#define PWR_CSR2_WUPF6_Msk (0x1UL << PWR_CSR2_WUPF6_Pos)
10510#define PWR_CSR2_WUPF6 PWR_CSR2_WUPF6_Msk
10511#define PWR_CSR2_EWUP1_Pos (8U)
10512#define PWR_CSR2_EWUP1_Msk (0x1UL << PWR_CSR2_EWUP1_Pos)
10513#define PWR_CSR2_EWUP1 PWR_CSR2_EWUP1_Msk
10514#define PWR_CSR2_EWUP2_Pos (9U)
10515#define PWR_CSR2_EWUP2_Msk (0x1UL << PWR_CSR2_EWUP2_Pos)
10516#define PWR_CSR2_EWUP2 PWR_CSR2_EWUP2_Msk
10517#define PWR_CSR2_EWUP3_Pos (10U)
10518#define PWR_CSR2_EWUP3_Msk (0x1UL << PWR_CSR2_EWUP3_Pos)
10519#define PWR_CSR2_EWUP3 PWR_CSR2_EWUP3_Msk
10520#define PWR_CSR2_EWUP4_Pos (11U)
10521#define PWR_CSR2_EWUP4_Msk (0x1UL << PWR_CSR2_EWUP4_Pos)
10522#define PWR_CSR2_EWUP4 PWR_CSR2_EWUP4_Msk
10523#define PWR_CSR2_EWUP5_Pos (12U)
10524#define PWR_CSR2_EWUP5_Msk (0x1UL << PWR_CSR2_EWUP5_Pos)
10525#define PWR_CSR2_EWUP5 PWR_CSR2_EWUP5_Msk
10526#define PWR_CSR2_EWUP6_Pos (13U)
10527#define PWR_CSR2_EWUP6_Msk (0x1UL << PWR_CSR2_EWUP6_Pos)
10528#define PWR_CSR2_EWUP6 PWR_CSR2_EWUP6_Msk
10530/******************************************************************************/
10531/* */
10532/* QUADSPI */
10533/* */
10534/******************************************************************************/
10535/***************** Bit definition for QUADSPI_CR register *******************/
10536#define QUADSPI_CR_EN_Pos (0U)
10537#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)
10538#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk
10539#define QUADSPI_CR_ABORT_Pos (1U)
10540#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)
10541#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk
10542#define QUADSPI_CR_DMAEN_Pos (2U)
10543#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)
10544#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk
10545#define QUADSPI_CR_TCEN_Pos (3U)
10546#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)
10547#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk
10548#define QUADSPI_CR_SSHIFT_Pos (4U)
10549#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)
10550#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk
10551#define QUADSPI_CR_DFM_Pos (6U)
10552#define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)
10553#define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk
10554#define QUADSPI_CR_FSEL_Pos (7U)
10555#define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)
10556#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk
10557#define QUADSPI_CR_FTHRES_Pos (8U)
10558#define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos)
10559#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk
10560#define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos)
10561#define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos)
10562#define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos)
10563#define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos)
10564#define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos)
10565#define QUADSPI_CR_TEIE_Pos (16U)
10566#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)
10567#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk
10568#define QUADSPI_CR_TCIE_Pos (17U)
10569#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)
10570#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk
10571#define QUADSPI_CR_FTIE_Pos (18U)
10572#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)
10573#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk
10574#define QUADSPI_CR_SMIE_Pos (19U)
10575#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)
10576#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk
10577#define QUADSPI_CR_TOIE_Pos (20U)
10578#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)
10579#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk
10580#define QUADSPI_CR_APMS_Pos (22U)
10581#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)
10582#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk
10583#define QUADSPI_CR_PMM_Pos (23U)
10584#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)
10585#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk
10586#define QUADSPI_CR_PRESCALER_Pos (24U)
10587#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)
10588#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk
10589#define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos)
10590#define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos)
10591#define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos)
10592#define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos)
10593#define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos)
10594#define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos)
10595#define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos)
10596#define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos)
10598/***************** Bit definition for QUADSPI_DCR register ******************/
10599#define QUADSPI_DCR_CKMODE_Pos (0U)
10600#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)
10601#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk
10602#define QUADSPI_DCR_CSHT_Pos (8U)
10603#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)
10604#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk
10605#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)
10606#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)
10607#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)
10608#define QUADSPI_DCR_FSIZE_Pos (16U)
10609#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)
10610#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk
10611#define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos)
10612#define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos)
10613#define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos)
10614#define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos)
10615#define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos)
10617/****************** Bit definition for QUADSPI_SR register *******************/
10618#define QUADSPI_SR_TEF_Pos (0U)
10619#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)
10620#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk
10621#define QUADSPI_SR_TCF_Pos (1U)
10622#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)
10623#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk
10624#define QUADSPI_SR_FTF_Pos (2U)
10625#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)
10626#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk
10627#define QUADSPI_SR_SMF_Pos (3U)
10628#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)
10629#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk
10630#define QUADSPI_SR_TOF_Pos (4U)
10631#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)
10632#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk
10633#define QUADSPI_SR_BUSY_Pos (5U)
10634#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)
10635#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk
10636#define QUADSPI_SR_FLEVEL_Pos (8U)
10637#define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos)
10638#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk
10639#define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos)
10640#define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos)
10641#define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos)
10642#define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos)
10643#define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos)
10644#define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos)
10646/****************** Bit definition for QUADSPI_FCR register ******************/
10647#define QUADSPI_FCR_CTEF_Pos (0U)
10648#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)
10649#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk
10650#define QUADSPI_FCR_CTCF_Pos (1U)
10651#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)
10652#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk
10653#define QUADSPI_FCR_CSMF_Pos (3U)
10654#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)
10655#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk
10656#define QUADSPI_FCR_CTOF_Pos (4U)
10657#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)
10658#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk
10660/****************** Bit definition for QUADSPI_DLR register ******************/
10661#define QUADSPI_DLR_DL_Pos (0U)
10662#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)
10663#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk
10665/****************** Bit definition for QUADSPI_CCR register ******************/
10666#define QUADSPI_CCR_INSTRUCTION_Pos (0U)
10667#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)
10668#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk
10669#define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)
10670#define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)
10671#define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)
10672#define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)
10673#define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)
10674#define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)
10675#define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)
10676#define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)
10677#define QUADSPI_CCR_IMODE_Pos (8U)
10678#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)
10679#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk
10680#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)
10681#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)
10682#define QUADSPI_CCR_ADMODE_Pos (10U)
10683#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)
10684#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk
10685#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)
10686#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)
10687#define QUADSPI_CCR_ADSIZE_Pos (12U)
10688#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)
10689#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk
10690#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)
10691#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)
10692#define QUADSPI_CCR_ABMODE_Pos (14U)
10693#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)
10694#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk
10695#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)
10696#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)
10697#define QUADSPI_CCR_ABSIZE_Pos (16U)
10698#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)
10699#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk
10700#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)
10701#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)
10702#define QUADSPI_CCR_DCYC_Pos (18U)
10703#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)
10704#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk
10705#define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos)
10706#define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos)
10707#define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos)
10708#define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos)
10709#define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos)
10710#define QUADSPI_CCR_DMODE_Pos (24U)
10711#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)
10712#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk
10713#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)
10714#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)
10715#define QUADSPI_CCR_FMODE_Pos (26U)
10716#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)
10717#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk
10718#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)
10719#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)
10720#define QUADSPI_CCR_SIOO_Pos (28U)
10721#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)
10722#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk
10723#define QUADSPI_CCR_DHHC_Pos (30U)
10724#define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)
10725#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk
10726#define QUADSPI_CCR_DDRM_Pos (31U)
10727#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)
10728#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk
10729/****************** Bit definition for QUADSPI_AR register *******************/
10730#define QUADSPI_AR_ADDRESS_Pos (0U)
10731#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)
10732#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk
10734/****************** Bit definition for QUADSPI_ABR register ******************/
10735#define QUADSPI_ABR_ALTERNATE_Pos (0U)
10736#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)
10737#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk
10739/****************** Bit definition for QUADSPI_DR register *******************/
10740#define QUADSPI_DR_DATA_Pos (0U)
10741#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)
10742#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk
10744/****************** Bit definition for QUADSPI_PSMKR register ****************/
10745#define QUADSPI_PSMKR_MASK_Pos (0U)
10746#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)
10747#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk
10749/****************** Bit definition for QUADSPI_PSMAR register ****************/
10750#define QUADSPI_PSMAR_MATCH_Pos (0U)
10751#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)
10752#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk
10754/****************** Bit definition for QUADSPI_PIR register *****************/
10755#define QUADSPI_PIR_INTERVAL_Pos (0U)
10756#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)
10757#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk
10759/****************** Bit definition for QUADSPI_LPTR register *****************/
10760#define QUADSPI_LPTR_TIMEOUT_Pos (0U)
10761#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)
10762#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk
10764/******************************************************************************/
10765/* */
10766/* Reset and Clock Control */
10767/* */
10768/******************************************************************************/
10769/******************** Bit definition for RCC_CR register ********************/
10770#define RCC_CR_HSION_Pos (0U)
10771#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
10772#define RCC_CR_HSION RCC_CR_HSION_Msk
10773#define RCC_CR_HSIRDY_Pos (1U)
10774#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
10775#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
10776#define RCC_CR_HSITRIM_Pos (3U)
10777#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)
10778#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
10779#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)
10780#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)
10781#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)
10782#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)
10783#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)
10784#define RCC_CR_HSICAL_Pos (8U)
10785#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)
10786#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
10787#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)
10788#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)
10789#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)
10790#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)
10791#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)
10792#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)
10793#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)
10794#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)
10795#define RCC_CR_HSEON_Pos (16U)
10796#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
10797#define RCC_CR_HSEON RCC_CR_HSEON_Msk
10798#define RCC_CR_HSERDY_Pos (17U)
10799#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
10800#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
10801#define RCC_CR_HSEBYP_Pos (18U)
10802#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
10803#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
10804#define RCC_CR_CSSON_Pos (19U)
10805#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)
10806#define RCC_CR_CSSON RCC_CR_CSSON_Msk
10807#define RCC_CR_PLLON_Pos (24U)
10808#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
10809#define RCC_CR_PLLON RCC_CR_PLLON_Msk
10810#define RCC_CR_PLLRDY_Pos (25U)
10811#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
10812#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
10813#define RCC_CR_PLLI2SON_Pos (26U)
10814#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)
10815#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
10816#define RCC_CR_PLLI2SRDY_Pos (27U)
10817#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)
10818#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
10819#define RCC_CR_PLLSAION_Pos (28U)
10820#define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos)
10821#define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk
10822#define RCC_CR_PLLSAIRDY_Pos (29U)
10823#define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos)
10824#define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk
10825
10826/******************** Bit definition for RCC_PLLCFGR register ***************/
10827#define RCC_PLLCFGR_PLLM_Pos (0U)
10828#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)
10829#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
10830#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)
10831#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)
10832#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)
10833#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)
10834#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)
10835#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)
10836#define RCC_PLLCFGR_PLLN_Pos (6U)
10837#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)
10838#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
10839#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)
10840#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)
10841#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)
10842#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)
10843#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)
10844#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)
10845#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)
10846#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)
10847#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)
10848#define RCC_PLLCFGR_PLLP_Pos (16U)
10849#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)
10850#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
10851#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)
10852#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)
10853#define RCC_PLLCFGR_PLLSRC_Pos (22U)
10854#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)
10855#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
10856#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
10857#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)
10858#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
10859#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
10860#define RCC_PLLCFGR_PLLQ_Pos (24U)
10861#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)
10862#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
10863#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)
10864#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)
10865#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)
10866#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)
10868#define RCC_PLLCFGR_PLLR_Pos (28U)
10869#define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos)
10870#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
10871#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)
10872#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)
10873#define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos)
10875/******************** Bit definition for RCC_CFGR register ******************/
10877#define RCC_CFGR_SW_Pos (0U)
10878#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
10879#define RCC_CFGR_SW RCC_CFGR_SW_Msk
10880#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
10881#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
10882#define RCC_CFGR_SW_HSI 0x00000000U
10883#define RCC_CFGR_SW_HSE 0x00000001U
10884#define RCC_CFGR_SW_PLL 0x00000002U
10887#define RCC_CFGR_SWS_Pos (2U)
10888#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
10889#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk
10890#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
10891#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
10892#define RCC_CFGR_SWS_HSI 0x00000000U
10893#define RCC_CFGR_SWS_HSE 0x00000004U
10894#define RCC_CFGR_SWS_PLL 0x00000008U
10897#define RCC_CFGR_HPRE_Pos (4U)
10898#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
10899#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
10900#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
10901#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
10902#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
10903#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
10905#define RCC_CFGR_HPRE_DIV1 0x00000000U
10906#define RCC_CFGR_HPRE_DIV2 0x00000080U
10907#define RCC_CFGR_HPRE_DIV4 0x00000090U
10908#define RCC_CFGR_HPRE_DIV8 0x000000A0U
10909#define RCC_CFGR_HPRE_DIV16 0x000000B0U
10910#define RCC_CFGR_HPRE_DIV64 0x000000C0U
10911#define RCC_CFGR_HPRE_DIV128 0x000000D0U
10912#define RCC_CFGR_HPRE_DIV256 0x000000E0U
10913#define RCC_CFGR_HPRE_DIV512 0x000000F0U
10916#define RCC_CFGR_PPRE1_Pos (10U)
10917#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
10918#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
10919#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
10920#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
10921#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
10923#define RCC_CFGR_PPRE1_DIV1 0x00000000U
10924#define RCC_CFGR_PPRE1_DIV2 0x00001000U
10925#define RCC_CFGR_PPRE1_DIV4 0x00001400U
10926#define RCC_CFGR_PPRE1_DIV8 0x00001800U
10927#define RCC_CFGR_PPRE1_DIV16 0x00001C00U
10930#define RCC_CFGR_PPRE2_Pos (13U)
10931#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
10932#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
10933#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
10934#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
10935#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
10937#define RCC_CFGR_PPRE2_DIV1 0x00000000U
10938#define RCC_CFGR_PPRE2_DIV2 0x00008000U
10939#define RCC_CFGR_PPRE2_DIV4 0x0000A000U
10940#define RCC_CFGR_PPRE2_DIV8 0x0000C000U
10941#define RCC_CFGR_PPRE2_DIV16 0x0000E000U
10944#define RCC_CFGR_RTCPRE_Pos (16U)
10945#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)
10946#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
10947#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)
10948#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)
10949#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)
10950#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)
10951#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)
10954#define RCC_CFGR_MCO1_Pos (21U)
10955#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)
10956#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
10957#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)
10958#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)
10960#define RCC_CFGR_I2SSRC_Pos (23U)
10961#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)
10962#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk
10963
10964#define RCC_CFGR_MCO1PRE_Pos (24U)
10965#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)
10966#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
10967#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)
10968#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)
10969#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)
10971#define RCC_CFGR_MCO2PRE_Pos (27U)
10972#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)
10973#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
10974#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)
10975#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)
10976#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)
10978#define RCC_CFGR_MCO2_Pos (30U)
10979#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)
10980#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
10981#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)
10982#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)
10984/******************** Bit definition for RCC_CIR register *******************/
10985#define RCC_CIR_LSIRDYF_Pos (0U)
10986#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)
10987#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
10988#define RCC_CIR_LSERDYF_Pos (1U)
10989#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)
10990#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
10991#define RCC_CIR_HSIRDYF_Pos (2U)
10992#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)
10993#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
10994#define RCC_CIR_HSERDYF_Pos (3U)
10995#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)
10996#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
10997#define RCC_CIR_PLLRDYF_Pos (4U)
10998#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)
10999#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
11000#define RCC_CIR_PLLI2SRDYF_Pos (5U)
11001#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)
11002#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
11003#define RCC_CIR_PLLSAIRDYF_Pos (6U)
11004#define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)
11005#define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk
11006#define RCC_CIR_CSSF_Pos (7U)
11007#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)
11008#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
11009#define RCC_CIR_LSIRDYIE_Pos (8U)
11010#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)
11011#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
11012#define RCC_CIR_LSERDYIE_Pos (9U)
11013#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)
11014#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
11015#define RCC_CIR_HSIRDYIE_Pos (10U)
11016#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)
11017#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
11018#define RCC_CIR_HSERDYIE_Pos (11U)
11019#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)
11020#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
11021#define RCC_CIR_PLLRDYIE_Pos (12U)
11022#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)
11023#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
11024#define RCC_CIR_PLLI2SRDYIE_Pos (13U)
11025#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)
11026#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
11027#define RCC_CIR_PLLSAIRDYIE_Pos (14U)
11028#define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)
11029#define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk
11030#define RCC_CIR_LSIRDYC_Pos (16U)
11031#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)
11032#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
11033#define RCC_CIR_LSERDYC_Pos (17U)
11034#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)
11035#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
11036#define RCC_CIR_HSIRDYC_Pos (18U)
11037#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)
11038#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
11039#define RCC_CIR_HSERDYC_Pos (19U)
11040#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)
11041#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
11042#define RCC_CIR_PLLRDYC_Pos (20U)
11043#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)
11044#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
11045#define RCC_CIR_PLLI2SRDYC_Pos (21U)
11046#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)
11047#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
11048#define RCC_CIR_PLLSAIRDYC_Pos (22U)
11049#define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)
11050#define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk
11051#define RCC_CIR_CSSC_Pos (23U)
11052#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)
11053#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
11054
11055/******************** Bit definition for RCC_AHB1RSTR register **************/
11056#define RCC_AHB1RSTR_GPIOARST_Pos (0U)
11057#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)
11058#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
11059#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
11060#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)
11061#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
11062#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
11063#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)
11064#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
11065#define RCC_AHB1RSTR_GPIODRST_Pos (3U)
11066#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)
11067#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
11068#define RCC_AHB1RSTR_GPIOERST_Pos (4U)
11069#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)
11070#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
11071#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
11072#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)
11073#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
11074#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
11075#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)
11076#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
11077#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
11078#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)
11079#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
11080#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)
11081#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)
11082#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk
11083#define RCC_AHB1RSTR_GPIOJRST_Pos (9U)
11084#define RCC_AHB1RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)
11085#define RCC_AHB1RSTR_GPIOJRST RCC_AHB1RSTR_GPIOJRST_Msk
11086#define RCC_AHB1RSTR_GPIOKRST_Pos (10U)
11087#define RCC_AHB1RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)
11088#define RCC_AHB1RSTR_GPIOKRST RCC_AHB1RSTR_GPIOKRST_Msk
11089#define RCC_AHB1RSTR_CRCRST_Pos (12U)
11090#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)
11091#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
11092#define RCC_AHB1RSTR_DMA1RST_Pos (21U)
11093#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
11094#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
11095#define RCC_AHB1RSTR_DMA2RST_Pos (22U)
11096#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
11097#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
11098#define RCC_AHB1RSTR_DMA2DRST_Pos (23U)
11099#define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)
11100#define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Msk
11101#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)
11102#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)
11103#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk
11104#define RCC_AHB1RSTR_OTGHRST_Pos (29U)
11105#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)
11106#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk
11107
11108/******************** Bit definition for RCC_AHB2RSTR register **************/
11109#define RCC_AHB2RSTR_DCMIRST_Pos (0U)
11110#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)
11111#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk
11112#define RCC_AHB2RSTR_JPEGRST_Pos (1U)
11113#define RCC_AHB2RSTR_JPEGRST_Msk (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)
11114#define RCC_AHB2RSTR_JPEGRST RCC_AHB2RSTR_JPEGRST_Msk
11115#define RCC_AHB2RSTR_RNGRST_Pos (6U)
11116#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
11117#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
11118#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
11119#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)
11120#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
11121
11122/******************** Bit definition for RCC_AHB3RSTR register **************/
11123
11124#define RCC_AHB3RSTR_FMCRST_Pos (0U)
11125#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)
11126#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk
11127#define RCC_AHB3RSTR_QSPIRST_Pos (1U)
11128#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)
11129#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
11130
11131/******************** Bit definition for RCC_APB1RSTR register **************/
11132#define RCC_APB1RSTR_TIM2RST_Pos (0U)
11133#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
11134#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
11135#define RCC_APB1RSTR_TIM3RST_Pos (1U)
11136#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
11137#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
11138#define RCC_APB1RSTR_TIM4RST_Pos (2U)
11139#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)
11140#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
11141#define RCC_APB1RSTR_TIM5RST_Pos (3U)
11142#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)
11143#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
11144#define RCC_APB1RSTR_TIM6RST_Pos (4U)
11145#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
11146#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
11147#define RCC_APB1RSTR_TIM7RST_Pos (5U)
11148#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)
11149#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
11150#define RCC_APB1RSTR_TIM12RST_Pos (6U)
11151#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)
11152#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
11153#define RCC_APB1RSTR_TIM13RST_Pos (7U)
11154#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)
11155#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
11156#define RCC_APB1RSTR_TIM14RST_Pos (8U)
11157#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)
11158#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
11159#define RCC_APB1RSTR_LPTIM1RST_Pos (9U)
11160#define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)
11161#define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk
11162#define RCC_APB1RSTR_WWDGRST_Pos (11U)
11163#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
11164#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
11165#define RCC_APB1RSTR_CAN3RST_Pos (13U)
11166#define RCC_APB1RSTR_CAN3RST_Msk (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)
11167#define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk
11168#define RCC_APB1RSTR_SPI2RST_Pos (14U)
11169#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
11170#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
11171#define RCC_APB1RSTR_SPI3RST_Pos (15U)
11172#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)
11173#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
11174#define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)
11175#define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)
11176#define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk
11177#define RCC_APB1RSTR_USART2RST_Pos (17U)
11178#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
11179#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
11180#define RCC_APB1RSTR_USART3RST_Pos (18U)
11181#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)
11182#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
11183#define RCC_APB1RSTR_UART4RST_Pos (19U)
11184#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)
11185#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
11186#define RCC_APB1RSTR_UART5RST_Pos (20U)
11187#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)
11188#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
11189#define RCC_APB1RSTR_I2C1RST_Pos (21U)
11190#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
11191#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
11192#define RCC_APB1RSTR_I2C2RST_Pos (22U)
11193#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
11194#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
11195#define RCC_APB1RSTR_I2C3RST_Pos (23U)
11196#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)
11197#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
11198#define RCC_APB1RSTR_I2C4RST_Pos (24U)
11199#define RCC_APB1RSTR_I2C4RST_Msk (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)
11200#define RCC_APB1RSTR_I2C4RST RCC_APB1RSTR_I2C4RST_Msk
11201#define RCC_APB1RSTR_CAN1RST_Pos (25U)
11202#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)
11203#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
11204#define RCC_APB1RSTR_CAN2RST_Pos (26U)
11205#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)
11206#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
11207#define RCC_APB1RSTR_CECRST_Pos (27U)
11208#define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos)
11209#define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk
11210#define RCC_APB1RSTR_PWRRST_Pos (28U)
11211#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
11212#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
11213#define RCC_APB1RSTR_DACRST_Pos (29U)
11214#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)
11215#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
11216#define RCC_APB1RSTR_UART7RST_Pos (30U)
11217#define RCC_APB1RSTR_UART7RST_Msk (0x1UL << RCC_APB1RSTR_UART7RST_Pos)
11218#define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk
11219#define RCC_APB1RSTR_UART8RST_Pos (31U)
11220#define RCC_APB1RSTR_UART8RST_Msk (0x1UL << RCC_APB1RSTR_UART8RST_Pos)
11221#define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk
11222
11223/******************** Bit definition for RCC_APB2RSTR register **************/
11224#define RCC_APB2RSTR_TIM1RST_Pos (0U)
11225#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
11226#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
11227#define RCC_APB2RSTR_TIM8RST_Pos (1U)
11228#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
11229#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
11230#define RCC_APB2RSTR_USART1RST_Pos (4U)
11231#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
11232#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
11233#define RCC_APB2RSTR_USART6RST_Pos (5U)
11234#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)
11235#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
11236#define RCC_APB2RSTR_SDMMC2RST_Pos (7U)
11237#define RCC_APB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)
11238#define RCC_APB2RSTR_SDMMC2RST RCC_APB2RSTR_SDMMC2RST_Msk
11239#define RCC_APB2RSTR_ADCRST_Pos (8U)
11240#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)
11241#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
11242#define RCC_APB2RSTR_SDMMC1RST_Pos (11U)
11243#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)
11244#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk
11245#define RCC_APB2RSTR_SPI1RST_Pos (12U)
11246#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
11247#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
11248#define RCC_APB2RSTR_SPI4RST_Pos (13U)
11249#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)
11250#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
11251#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
11252#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
11253#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
11254#define RCC_APB2RSTR_TIM9RST_Pos (16U)
11255#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)
11256#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
11257#define RCC_APB2RSTR_TIM10RST_Pos (17U)
11258#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)
11259#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
11260#define RCC_APB2RSTR_TIM11RST_Pos (18U)
11261#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)
11262#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
11263#define RCC_APB2RSTR_SPI5RST_Pos (20U)
11264#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)
11265#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
11266#define RCC_APB2RSTR_SPI6RST_Pos (21U)
11267#define RCC_APB2RSTR_SPI6RST_Msk (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)
11268#define RCC_APB2RSTR_SPI6RST RCC_APB2RSTR_SPI6RST_Msk
11269#define RCC_APB2RSTR_SAI1RST_Pos (22U)
11270#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)
11271#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
11272#define RCC_APB2RSTR_SAI2RST_Pos (23U)
11273#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)
11274#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk
11275#define RCC_APB2RSTR_LTDCRST_Pos (26U)
11276#define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)
11277#define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Msk
11278#define RCC_APB2RSTR_DFSDM1RST_Pos (29U)
11279#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)
11280#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
11281#define RCC_APB2RSTR_MDIORST_Pos (30U)
11282#define RCC_APB2RSTR_MDIORST_Msk (0x1UL << RCC_APB2RSTR_MDIORST_Pos)
11283#define RCC_APB2RSTR_MDIORST RCC_APB2RSTR_MDIORST_Msk
11284
11285/******************** Bit definition for RCC_AHB1ENR register ***************/
11286#define RCC_AHB1ENR_GPIOAEN_Pos (0U)
11287#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)
11288#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
11289#define RCC_AHB1ENR_GPIOBEN_Pos (1U)
11290#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)
11291#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
11292#define RCC_AHB1ENR_GPIOCEN_Pos (2U)
11293#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)
11294#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
11295#define RCC_AHB1ENR_GPIODEN_Pos (3U)
11296#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)
11297#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
11298#define RCC_AHB1ENR_GPIOEEN_Pos (4U)
11299#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)
11300#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
11301#define RCC_AHB1ENR_GPIOFEN_Pos (5U)
11302#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)
11303#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
11304#define RCC_AHB1ENR_GPIOGEN_Pos (6U)
11305#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)
11306#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
11307#define RCC_AHB1ENR_GPIOHEN_Pos (7U)
11308#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)
11309#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
11310#define RCC_AHB1ENR_GPIOIEN_Pos (8U)
11311#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)
11312#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk
11313#define RCC_AHB1ENR_GPIOJEN_Pos (9U)
11314#define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)
11315#define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Msk
11316#define RCC_AHB1ENR_GPIOKEN_Pos (10U)
11317#define RCC_AHB1ENR_GPIOKEN_Msk (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)
11318#define RCC_AHB1ENR_GPIOKEN RCC_AHB1ENR_GPIOKEN_Msk
11319#define RCC_AHB1ENR_CRCEN_Pos (12U)
11320#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)
11321#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
11322#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)
11323#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)
11324#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk
11325#define RCC_AHB1ENR_DTCMRAMEN_Pos (20U)
11326#define RCC_AHB1ENR_DTCMRAMEN_Msk (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)
11327#define RCC_AHB1ENR_DTCMRAMEN RCC_AHB1ENR_DTCMRAMEN_Msk
11328#define RCC_AHB1ENR_DMA1EN_Pos (21U)
11329#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
11330#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
11331#define RCC_AHB1ENR_DMA2EN_Pos (22U)
11332#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
11333#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
11334#define RCC_AHB1ENR_DMA2DEN_Pos (23U)
11335#define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)
11336#define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Msk
11337#define RCC_AHB1ENR_ETHMACEN_Pos (25U)
11338#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)
11339#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk
11340#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)
11341#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)
11342#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk
11343#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)
11344#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)
11345#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk
11346#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)
11347#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)
11348#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk
11349#define RCC_AHB1ENR_OTGHSEN_Pos (29U)
11350#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)
11351#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk
11352#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)
11353#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)
11354#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk
11355
11356/******************** Bit definition for RCC_AHB2ENR register ***************/
11357#define RCC_AHB2ENR_DCMIEN_Pos (0U)
11358#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)
11359#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk
11360#define RCC_AHB2ENR_JPEGEN_Pos (1U)
11361#define RCC_AHB2ENR_JPEGEN_Msk (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)
11362#define RCC_AHB2ENR_JPEGEN RCC_AHB2ENR_JPEGEN_Msk
11363#define RCC_AHB2ENR_RNGEN_Pos (6U)
11364#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
11365#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
11366#define RCC_AHB2ENR_OTGFSEN_Pos (7U)
11367#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)
11368#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
11369
11370/******************** Bit definition for RCC_AHB3ENR register ***************/
11371#define RCC_AHB3ENR_FMCEN_Pos (0U)
11372#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)
11373#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk
11374#define RCC_AHB3ENR_QSPIEN_Pos (1U)
11375#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)
11376#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
11377
11378/******************** Bit definition for RCC_APB1ENR register ***************/
11379#define RCC_APB1ENR_TIM2EN_Pos (0U)
11380#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
11381#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
11382#define RCC_APB1ENR_TIM3EN_Pos (1U)
11383#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
11384#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
11385#define RCC_APB1ENR_TIM4EN_Pos (2U)
11386#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)
11387#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
11388#define RCC_APB1ENR_TIM5EN_Pos (3U)
11389#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)
11390#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
11391#define RCC_APB1ENR_TIM6EN_Pos (4U)
11392#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)
11393#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
11394#define RCC_APB1ENR_TIM7EN_Pos (5U)
11395#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)
11396#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
11397#define RCC_APB1ENR_TIM12EN_Pos (6U)
11398#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)
11399#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
11400#define RCC_APB1ENR_TIM13EN_Pos (7U)
11401#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)
11402#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
11403#define RCC_APB1ENR_TIM14EN_Pos (8U)
11404#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)
11405#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
11406#define RCC_APB1ENR_LPTIM1EN_Pos (9U)
11407#define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)
11408#define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk
11409#define RCC_APB1ENR_RTCEN_Pos (10U)
11410#define RCC_APB1ENR_RTCEN_Msk (0x1UL << RCC_APB1ENR_RTCEN_Pos)
11411#define RCC_APB1ENR_RTCEN RCC_APB1ENR_RTCEN_Msk
11412#define RCC_APB1ENR_WWDGEN_Pos (11U)
11413#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
11414#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
11415#define RCC_APB1ENR_CAN3EN_Pos (13U)
11416#define RCC_APB1ENR_CAN3EN_Msk (0x1UL << RCC_APB1ENR_CAN3EN_Pos)
11417#define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk
11418#define RCC_APB1ENR_SPI2EN_Pos (14U)
11419#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
11420#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
11421#define RCC_APB1ENR_SPI3EN_Pos (15U)
11422#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)
11423#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
11424#define RCC_APB1ENR_SPDIFRXEN_Pos (16U)
11425#define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)
11426#define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk
11427#define RCC_APB1ENR_USART2EN_Pos (17U)
11428#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)
11429#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
11430#define RCC_APB1ENR_USART3EN_Pos (18U)
11431#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)
11432#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
11433#define RCC_APB1ENR_UART4EN_Pos (19U)
11434#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)
11435#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
11436#define RCC_APB1ENR_UART5EN_Pos (20U)
11437#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)
11438#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
11439#define RCC_APB1ENR_I2C1EN_Pos (21U)
11440#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
11441#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
11442#define RCC_APB1ENR_I2C2EN_Pos (22U)
11443#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
11444#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
11445#define RCC_APB1ENR_I2C3EN_Pos (23U)
11446#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)
11447#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
11448#define RCC_APB1ENR_I2C4EN_Pos (24U)
11449#define RCC_APB1ENR_I2C4EN_Msk (0x1UL << RCC_APB1ENR_I2C4EN_Pos)
11450#define RCC_APB1ENR_I2C4EN RCC_APB1ENR_I2C4EN_Msk
11451#define RCC_APB1ENR_CAN1EN_Pos (25U)
11452#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)
11453#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
11454#define RCC_APB1ENR_CAN2EN_Pos (26U)
11455#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)
11456#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
11457#define RCC_APB1ENR_CECEN_Pos (27U)
11458#define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos)
11459#define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk
11460#define RCC_APB1ENR_PWREN_Pos (28U)
11461#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)
11462#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
11463#define RCC_APB1ENR_DACEN_Pos (29U)
11464#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)
11465#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
11466#define RCC_APB1ENR_UART7EN_Pos (30U)
11467#define RCC_APB1ENR_UART7EN_Msk (0x1UL << RCC_APB1ENR_UART7EN_Pos)
11468#define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk
11469#define RCC_APB1ENR_UART8EN_Pos (31U)
11470#define RCC_APB1ENR_UART8EN_Msk (0x1UL << RCC_APB1ENR_UART8EN_Pos)
11471#define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk
11472
11473/******************** Bit definition for RCC_APB2ENR register ***************/
11474#define RCC_APB2ENR_TIM1EN_Pos (0U)
11475#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
11476#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
11477#define RCC_APB2ENR_TIM8EN_Pos (1U)
11478#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
11479#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
11480#define RCC_APB2ENR_USART1EN_Pos (4U)
11481#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
11482#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
11483#define RCC_APB2ENR_USART6EN_Pos (5U)
11484#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)
11485#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
11486#define RCC_APB2ENR_SDMMC2EN_Pos (7U)
11487#define RCC_APB2ENR_SDMMC2EN_Msk (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)
11488#define RCC_APB2ENR_SDMMC2EN RCC_APB2ENR_SDMMC2EN_Msk
11489#define RCC_APB2ENR_ADC1EN_Pos (8U)
11490#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)
11491#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
11492#define RCC_APB2ENR_ADC2EN_Pos (9U)
11493#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)
11494#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
11495#define RCC_APB2ENR_ADC3EN_Pos (10U)
11496#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)
11497#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk
11498#define RCC_APB2ENR_SDMMC1EN_Pos (11U)
11499#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)
11500#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk
11501#define RCC_APB2ENR_SPI1EN_Pos (12U)
11502#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
11503#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
11504#define RCC_APB2ENR_SPI4EN_Pos (13U)
11505#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)
11506#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
11507#define RCC_APB2ENR_SYSCFGEN_Pos (14U)
11508#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
11509#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
11510#define RCC_APB2ENR_TIM9EN_Pos (16U)
11511#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)
11512#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
11513#define RCC_APB2ENR_TIM10EN_Pos (17U)
11514#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)
11515#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
11516#define RCC_APB2ENR_TIM11EN_Pos (18U)
11517#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)
11518#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
11519#define RCC_APB2ENR_SPI5EN_Pos (20U)
11520#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)
11521#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
11522#define RCC_APB2ENR_SPI6EN_Pos (21U)
11523#define RCC_APB2ENR_SPI6EN_Msk (0x1UL << RCC_APB2ENR_SPI6EN_Pos)
11524#define RCC_APB2ENR_SPI6EN RCC_APB2ENR_SPI6EN_Msk
11525#define RCC_APB2ENR_SAI1EN_Pos (22U)
11526#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)
11527#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
11528#define RCC_APB2ENR_SAI2EN_Pos (23U)
11529#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)
11530#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk
11531#define RCC_APB2ENR_LTDCEN_Pos (26U)
11532#define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)
11533#define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk
11534#define RCC_APB2ENR_DFSDM1EN_Pos (29U)
11535#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)
11536#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
11537#define RCC_APB2ENR_MDIOEN_Pos (30U)
11538#define RCC_APB2ENR_MDIOEN_Msk (0x1UL << RCC_APB2ENR_MDIOEN_Pos)
11539#define RCC_APB2ENR_MDIOEN RCC_APB2ENR_MDIOEN_Msk
11540
11541/******************** Bit definition for RCC_AHB1LPENR register *************/
11542#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
11543#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)
11544#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
11545#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
11546#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)
11547#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
11548#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
11549#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)
11550#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
11551#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
11552#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)
11553#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
11554#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
11555#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)
11556#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
11557#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
11558#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)
11559#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
11560#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
11561#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)
11562#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
11563#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
11564#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)
11565#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
11566#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)
11567#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)
11568#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk
11569#define RCC_AHB1LPENR_GPIOJLPEN_Pos (9U)
11570#define RCC_AHB1LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)
11571#define RCC_AHB1LPENR_GPIOJLPEN RCC_AHB1LPENR_GPIOJLPEN_Msk
11572#define RCC_AHB1LPENR_GPIOKLPEN_Pos (10U)
11573#define RCC_AHB1LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)
11574#define RCC_AHB1LPENR_GPIOKLPEN RCC_AHB1LPENR_GPIOKLPEN_Msk
11575#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
11576#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)
11577#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
11578#define RCC_AHB1LPENR_AXILPEN_Pos (13U)
11579#define RCC_AHB1LPENR_AXILPEN_Msk (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)
11580#define RCC_AHB1LPENR_AXILPEN RCC_AHB1LPENR_AXILPEN_Msk
11581#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
11582#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)
11583#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
11584#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
11585#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)
11586#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
11587#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
11588#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)
11589#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
11590#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)
11591#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)
11592#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk
11593#define RCC_AHB1LPENR_DTCMLPEN_Pos (20U)
11594#define RCC_AHB1LPENR_DTCMLPEN_Msk (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)
11595#define RCC_AHB1LPENR_DTCMLPEN RCC_AHB1LPENR_DTCMLPEN_Msk
11596#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
11597#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)
11598#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
11599#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
11600#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)
11601#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
11602#define RCC_AHB1LPENR_DMA2DLPEN_Pos (23U)
11603#define RCC_AHB1LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)
11604#define RCC_AHB1LPENR_DMA2DLPEN RCC_AHB1LPENR_DMA2DLPEN_Msk
11605#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)
11606#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)
11607#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk
11608#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)
11609#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)
11610#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk
11611#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)
11612#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)
11613#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk
11614#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)
11615#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)
11616#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk
11617#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)
11618#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)
11619#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk
11620#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)
11621#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)
11622#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk
11623
11624/******************** Bit definition for RCC_AHB2LPENR register *************/
11625#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)
11626#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)
11627#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk
11628#define RCC_AHB2LPENR_JPEGLPEN_Pos (1U)
11629#define RCC_AHB2LPENR_JPEGLPEN_Msk (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)
11630#define RCC_AHB2LPENR_JPEGLPEN RCC_AHB2LPENR_JPEGLPEN_Msk
11631#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
11632#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)
11633#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
11634#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
11635#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)
11636#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
11637
11638/******************** Bit definition for RCC_AHB3LPENR register *************/
11639#define RCC_AHB3LPENR_FMCLPEN_Pos (0U)
11640#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)
11641#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk
11642#define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
11643#define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)
11644#define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
11645/******************** Bit definition for RCC_APB1LPENR register *************/
11646#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
11647#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)
11648#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
11649#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
11650#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)
11651#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
11652#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
11653#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)
11654#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
11655#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
11656#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)
11657#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
11658#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
11659#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)
11660#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
11661#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
11662#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)
11663#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
11664#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
11665#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)
11666#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
11667#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
11668#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)
11669#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
11670#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
11671#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)
11672#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
11673#define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)
11674#define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)
11675#define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk
11676#define RCC_APB1LPENR_RTCLPEN_Pos (10U)
11677#define RCC_APB1LPENR_RTCLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)
11678#define RCC_APB1LPENR_RTCLPEN RCC_APB1LPENR_RTCLPEN_Msk
11679#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
11680#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)
11681#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
11682#define RCC_APB1LPENR_CAN3LPEN_Pos (13U)
11683#define RCC_APB1LPENR_CAN3LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)
11684#define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk
11685#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
11686#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)
11687#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
11688#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
11689#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)
11690#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
11691#define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)
11692#define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)
11693#define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk
11694#define RCC_APB1LPENR_USART2LPEN_Pos (17U)
11695#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)
11696#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
11697#define RCC_APB1LPENR_USART3LPEN_Pos (18U)
11698#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)
11699#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
11700#define RCC_APB1LPENR_UART4LPEN_Pos (19U)
11701#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)
11702#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
11703#define RCC_APB1LPENR_UART5LPEN_Pos (20U)
11704#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)
11705#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
11706#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
11707#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)
11708#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
11709#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
11710#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)
11711#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
11712#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
11713#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)
11714#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
11715#define RCC_APB1LPENR_I2C4LPEN_Pos (24U)
11716#define RCC_APB1LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)
11717#define RCC_APB1LPENR_I2C4LPEN RCC_APB1LPENR_I2C4LPEN_Msk
11718#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
11719#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)
11720#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
11721#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
11722#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)
11723#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
11724#define RCC_APB1LPENR_CECLPEN_Pos (27U)
11725#define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)
11726#define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk
11727#define RCC_APB1LPENR_PWRLPEN_Pos (28U)
11728#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)
11729#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
11730#define RCC_APB1LPENR_DACLPEN_Pos (29U)
11731#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)
11732#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
11733#define RCC_APB1LPENR_UART7LPEN_Pos (30U)
11734#define RCC_APB1LPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)
11735#define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk
11736#define RCC_APB1LPENR_UART8LPEN_Pos (31U)
11737#define RCC_APB1LPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)
11738#define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk
11739
11740/******************** Bit definition for RCC_APB2LPENR register *************/
11741#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
11742#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)
11743#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
11744#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
11745#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)
11746#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
11747#define RCC_APB2LPENR_USART1LPEN_Pos (4U)
11748#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)
11749#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
11750#define RCC_APB2LPENR_USART6LPEN_Pos (5U)
11751#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)
11752#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
11753#define RCC_APB2LPENR_SDMMC2LPEN_Pos (7U)
11754#define RCC_APB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)
11755#define RCC_APB2LPENR_SDMMC2LPEN RCC_APB2LPENR_SDMMC2LPEN_Msk
11756#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
11757#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)
11758#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
11759#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)
11760#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)
11761#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk
11762#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)
11763#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)
11764#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk
11765#define RCC_APB2LPENR_SDMMC1LPEN_Pos (11U)
11766#define RCC_APB2LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)
11767#define RCC_APB2LPENR_SDMMC1LPEN RCC_APB2LPENR_SDMMC1LPEN_Msk
11768#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
11769#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)
11770#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
11771#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
11772#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)
11773#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
11774#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
11775#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)
11776#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
11777#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
11778#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)
11779#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
11780#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
11781#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)
11782#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
11783#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
11784#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)
11785#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
11786#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
11787#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)
11788#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
11789#define RCC_APB2LPENR_SPI6LPEN_Pos (21U)
11790#define RCC_APB2LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)
11791#define RCC_APB2LPENR_SPI6LPEN RCC_APB2LPENR_SPI6LPEN_Msk
11792#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)
11793#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)
11794#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk
11795#define RCC_APB2LPENR_SAI2LPEN_Pos (23U)
11796#define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)
11797#define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk
11798#define RCC_APB2LPENR_LTDCLPEN_Pos (26U)
11799#define RCC_APB2LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)
11800#define RCC_APB2LPENR_LTDCLPEN RCC_APB2LPENR_LTDCLPEN_Msk
11801#define RCC_APB2LPENR_DFSDM1LPEN_Pos (29U)
11802#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)
11803#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
11804#define RCC_APB2LPENR_MDIOLPEN_Pos (30U)
11805#define RCC_APB2LPENR_MDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)
11806#define RCC_APB2LPENR_MDIOLPEN RCC_APB2LPENR_MDIOLPEN_Msk
11807
11808/******************** Bit definition for RCC_BDCR register ******************/
11809#define RCC_BDCR_LSEON_Pos (0U)
11810#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
11811#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
11812#define RCC_BDCR_LSERDY_Pos (1U)
11813#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
11814#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
11815#define RCC_BDCR_LSEBYP_Pos (2U)
11816#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
11817#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
11818#define RCC_BDCR_LSEDRV_Pos (3U)
11819#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)
11820#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk
11821#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)
11822#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)
11823#define RCC_BDCR_RTCSEL_Pos (8U)
11824#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
11825#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
11826#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
11827#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
11828#define RCC_BDCR_RTCEN_Pos (15U)
11829#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
11830#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
11831#define RCC_BDCR_BDRST_Pos (16U)
11832#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)
11833#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
11834
11835/******************** Bit definition for RCC_CSR register *******************/
11836#define RCC_CSR_LSION_Pos (0U)
11837#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
11838#define RCC_CSR_LSION RCC_CSR_LSION_Msk
11839#define RCC_CSR_LSIRDY_Pos (1U)
11840#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
11841#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
11842#define RCC_CSR_RMVF_Pos (24U)
11843#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
11844#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
11845#define RCC_CSR_BORRSTF_Pos (25U)
11846#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)
11847#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
11848#define RCC_CSR_PINRSTF_Pos (26U)
11849#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
11850#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
11851#define RCC_CSR_PORRSTF_Pos (27U)
11852#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)
11853#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
11854#define RCC_CSR_SFTRSTF_Pos (28U)
11855#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
11856#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
11857#define RCC_CSR_IWDGRSTF_Pos (29U)
11858#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
11859#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
11860#define RCC_CSR_WWDGRSTF_Pos (30U)
11861#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
11862#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
11863#define RCC_CSR_LPWRRSTF_Pos (31U)
11864#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
11865#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
11866
11867/******************** Bit definition for RCC_SSCGR register *****************/
11868#define RCC_SSCGR_MODPER_Pos (0U)
11869#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)
11870#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
11871#define RCC_SSCGR_INCSTEP_Pos (13U)
11872#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)
11873#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
11874#define RCC_SSCGR_SPREADSEL_Pos (30U)
11875#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)
11876#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
11877#define RCC_SSCGR_SSCGEN_Pos (31U)
11878#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)
11879#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
11880
11881/******************** Bit definition for RCC_PLLI2SCFGR register ************/
11882#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
11883#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11884#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
11885#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11886#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11887#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11888#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11889#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11890#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11891#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11892#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11893#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
11894#define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)
11895#define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
11896#define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk
11897#define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
11898#define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
11899#define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
11900#define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
11901#define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
11902#define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
11903#define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
11904#define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
11905#define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
11906#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
11907#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
11908#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
11909#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
11910#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
11911#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
11913/******************** Bit definition for RCC_PLLSAICFGR register ************/
11914#define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)
11915#define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11916#define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk
11917#define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11918#define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11919#define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11920#define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11921#define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11922#define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11923#define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11924#define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11925#define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
11926#define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)
11927#define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
11928#define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk
11929#define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
11930#define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
11931#define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)
11932#define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
11933#define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk
11934#define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
11935#define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
11936#define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
11937#define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
11938#define RCC_PLLSAICFGR_PLLSAIR_Pos (28U)
11939#define RCC_PLLSAICFGR_PLLSAIR_Msk (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
11940#define RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR_Msk
11941#define RCC_PLLSAICFGR_PLLSAIR_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
11942#define RCC_PLLSAICFGR_PLLSAIR_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
11943#define RCC_PLLSAICFGR_PLLSAIR_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
11945/******************** Bit definition for RCC_DCKCFGR1 register ***************/
11946#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos (0U)
11947#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11948#define RCC_DCKCFGR1_PLLI2SDIVQ RCC_DCKCFGR1_PLLI2SDIVQ_Msk
11949#define RCC_DCKCFGR1_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11950#define RCC_DCKCFGR1_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11951#define RCC_DCKCFGR1_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11952#define RCC_DCKCFGR1_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11953#define RCC_DCKCFGR1_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
11955#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos (8U)
11956#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11957#define RCC_DCKCFGR1_PLLSAIDIVQ RCC_DCKCFGR1_PLLSAIDIVQ_Msk
11958#define RCC_DCKCFGR1_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11959#define RCC_DCKCFGR1_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11960#define RCC_DCKCFGR1_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11961#define RCC_DCKCFGR1_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11962#define RCC_DCKCFGR1_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
11964#define RCC_DCKCFGR1_PLLSAIDIVR_Pos (16U)
11965#define RCC_DCKCFGR1_PLLSAIDIVR_Msk (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
11966#define RCC_DCKCFGR1_PLLSAIDIVR RCC_DCKCFGR1_PLLSAIDIVR_Msk
11967#define RCC_DCKCFGR1_PLLSAIDIVR_0 (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
11968#define RCC_DCKCFGR1_PLLSAIDIVR_1 (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
11970/*
11971 * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)
11972 */
11973#define RCC_SAI1SEL_PLLSRC_SUPPORT
11974#define RCC_DCKCFGR1_SAI1SEL_Pos (20U)
11975#define RCC_DCKCFGR1_SAI1SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)
11976#define RCC_DCKCFGR1_SAI1SEL RCC_DCKCFGR1_SAI1SEL_Msk
11977#define RCC_DCKCFGR1_SAI1SEL_0 (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)
11978#define RCC_DCKCFGR1_SAI1SEL_1 (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)
11980/*
11981 * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)
11982 */
11983#define RCC_SAI2SEL_PLLSRC_SUPPORT
11984#define RCC_DCKCFGR1_SAI2SEL_Pos (22U)
11985#define RCC_DCKCFGR1_SAI2SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)
11986#define RCC_DCKCFGR1_SAI2SEL RCC_DCKCFGR1_SAI2SEL_Msk
11987#define RCC_DCKCFGR1_SAI2SEL_0 (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)
11988#define RCC_DCKCFGR1_SAI2SEL_1 (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)
11990#define RCC_DCKCFGR1_TIMPRE_Pos (24U)
11991#define RCC_DCKCFGR1_TIMPRE_Msk (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)
11992#define RCC_DCKCFGR1_TIMPRE RCC_DCKCFGR1_TIMPRE_Msk
11993#define RCC_DCKCFGR1_DFSDM1SEL_Pos (25U)
11994#define RCC_DCKCFGR1_DFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)
11995#define RCC_DCKCFGR1_DFSDM1SEL RCC_DCKCFGR1_DFSDM1SEL_Msk
11996#define RCC_DCKCFGR1_ADFSDM1SEL_Pos (26U)
11997#define RCC_DCKCFGR1_ADFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)
11998#define RCC_DCKCFGR1_ADFSDM1SEL RCC_DCKCFGR1_ADFSDM1SEL_Msk
11999
12000/******************** Bit definition for RCC_DCKCFGR2 register ***************/
12001#define RCC_DCKCFGR2_USART1SEL_Pos (0U)
12002#define RCC_DCKCFGR2_USART1SEL_Msk (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)
12003#define RCC_DCKCFGR2_USART1SEL RCC_DCKCFGR2_USART1SEL_Msk
12004#define RCC_DCKCFGR2_USART1SEL_0 (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)
12005#define RCC_DCKCFGR2_USART1SEL_1 (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)
12006#define RCC_DCKCFGR2_USART2SEL_Pos (2U)
12007#define RCC_DCKCFGR2_USART2SEL_Msk (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)
12008#define RCC_DCKCFGR2_USART2SEL RCC_DCKCFGR2_USART2SEL_Msk
12009#define RCC_DCKCFGR2_USART2SEL_0 (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)
12010#define RCC_DCKCFGR2_USART2SEL_1 (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)
12011#define RCC_DCKCFGR2_USART3SEL_Pos (4U)
12012#define RCC_DCKCFGR2_USART3SEL_Msk (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)
12013#define RCC_DCKCFGR2_USART3SEL RCC_DCKCFGR2_USART3SEL_Msk
12014#define RCC_DCKCFGR2_USART3SEL_0 (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)
12015#define RCC_DCKCFGR2_USART3SEL_1 (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)
12016#define RCC_DCKCFGR2_UART4SEL_Pos (6U)
12017#define RCC_DCKCFGR2_UART4SEL_Msk (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)
12018#define RCC_DCKCFGR2_UART4SEL RCC_DCKCFGR2_UART4SEL_Msk
12019#define RCC_DCKCFGR2_UART4SEL_0 (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)
12020#define RCC_DCKCFGR2_UART4SEL_1 (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)
12021#define RCC_DCKCFGR2_UART5SEL_Pos (8U)
12022#define RCC_DCKCFGR2_UART5SEL_Msk (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)
12023#define RCC_DCKCFGR2_UART5SEL RCC_DCKCFGR2_UART5SEL_Msk
12024#define RCC_DCKCFGR2_UART5SEL_0 (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)
12025#define RCC_DCKCFGR2_UART5SEL_1 (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)
12026#define RCC_DCKCFGR2_USART6SEL_Pos (10U)
12027#define RCC_DCKCFGR2_USART6SEL_Msk (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)
12028#define RCC_DCKCFGR2_USART6SEL RCC_DCKCFGR2_USART6SEL_Msk
12029#define RCC_DCKCFGR2_USART6SEL_0 (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)
12030#define RCC_DCKCFGR2_USART6SEL_1 (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)
12031#define RCC_DCKCFGR2_UART7SEL_Pos (12U)
12032#define RCC_DCKCFGR2_UART7SEL_Msk (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)
12033#define RCC_DCKCFGR2_UART7SEL RCC_DCKCFGR2_UART7SEL_Msk
12034#define RCC_DCKCFGR2_UART7SEL_0 (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)
12035#define RCC_DCKCFGR2_UART7SEL_1 (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)
12036#define RCC_DCKCFGR2_UART8SEL_Pos (14U)
12037#define RCC_DCKCFGR2_UART8SEL_Msk (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)
12038#define RCC_DCKCFGR2_UART8SEL RCC_DCKCFGR2_UART8SEL_Msk
12039#define RCC_DCKCFGR2_UART8SEL_0 (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)
12040#define RCC_DCKCFGR2_UART8SEL_1 (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)
12041#define RCC_DCKCFGR2_I2C1SEL_Pos (16U)
12042#define RCC_DCKCFGR2_I2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)
12043#define RCC_DCKCFGR2_I2C1SEL RCC_DCKCFGR2_I2C1SEL_Msk
12044#define RCC_DCKCFGR2_I2C1SEL_0 (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)
12045#define RCC_DCKCFGR2_I2C1SEL_1 (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)
12046#define RCC_DCKCFGR2_I2C2SEL_Pos (18U)
12047#define RCC_DCKCFGR2_I2C2SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)
12048#define RCC_DCKCFGR2_I2C2SEL RCC_DCKCFGR2_I2C2SEL_Msk
12049#define RCC_DCKCFGR2_I2C2SEL_0 (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)
12050#define RCC_DCKCFGR2_I2C2SEL_1 (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)
12051#define RCC_DCKCFGR2_I2C3SEL_Pos (20U)
12052#define RCC_DCKCFGR2_I2C3SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)
12053#define RCC_DCKCFGR2_I2C3SEL RCC_DCKCFGR2_I2C3SEL_Msk
12054#define RCC_DCKCFGR2_I2C3SEL_0 (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)
12055#define RCC_DCKCFGR2_I2C3SEL_1 (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)
12056#define RCC_DCKCFGR2_I2C4SEL_Pos (22U)
12057#define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)
12058#define RCC_DCKCFGR2_I2C4SEL RCC_DCKCFGR2_I2C4SEL_Msk
12059#define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)
12060#define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)
12061#define RCC_DCKCFGR2_LPTIM1SEL_Pos (24U)
12062#define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
12063#define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk
12064#define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
12065#define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
12066#define RCC_DCKCFGR2_CECSEL_Pos (26U)
12067#define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)
12068#define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk
12069#define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
12070#define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)
12071#define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
12072#define RCC_DCKCFGR2_SDMMC1SEL_Pos (28U)
12073#define RCC_DCKCFGR2_SDMMC1SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)
12074#define RCC_DCKCFGR2_SDMMC1SEL RCC_DCKCFGR2_SDMMC1SEL_Msk
12075#define RCC_DCKCFGR2_SDMMC2SEL_Pos (29U)
12076#define RCC_DCKCFGR2_SDMMC2SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)
12077#define RCC_DCKCFGR2_SDMMC2SEL RCC_DCKCFGR2_SDMMC2SEL_Msk
12078
12079/******************************************************************************/
12080/* */
12081/* RNG */
12082/* */
12083/******************************************************************************/
12084/******************** Bits definition for RNG_CR register *******************/
12085#define RNG_CR_RNGEN_Pos (2U)
12086#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)
12087#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
12088#define RNG_CR_IE_Pos (3U)
12089#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)
12090#define RNG_CR_IE RNG_CR_IE_Msk
12091
12092/******************** Bits definition for RNG_SR register *******************/
12093#define RNG_SR_DRDY_Pos (0U)
12094#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)
12095#define RNG_SR_DRDY RNG_SR_DRDY_Msk
12096#define RNG_SR_CECS_Pos (1U)
12097#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)
12098#define RNG_SR_CECS RNG_SR_CECS_Msk
12099#define RNG_SR_SECS_Pos (2U)
12100#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)
12101#define RNG_SR_SECS RNG_SR_SECS_Msk
12102#define RNG_SR_CEIS_Pos (5U)
12103#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)
12104#define RNG_SR_CEIS RNG_SR_CEIS_Msk
12105#define RNG_SR_SEIS_Pos (6U)
12106#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)
12107#define RNG_SR_SEIS RNG_SR_SEIS_Msk
12108
12109/******************************************************************************/
12110/* */
12111/* Real-Time Clock (RTC) */
12112/* */
12113/******************************************************************************/
12114/******************** Bits definition for RTC_TR register *******************/
12115#define RTC_TR_PM_Pos (22U)
12116#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
12117#define RTC_TR_PM RTC_TR_PM_Msk
12118#define RTC_TR_HT_Pos (20U)
12119#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
12120#define RTC_TR_HT RTC_TR_HT_Msk
12121#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
12122#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
12123#define RTC_TR_HU_Pos (16U)
12124#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
12125#define RTC_TR_HU RTC_TR_HU_Msk
12126#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
12127#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
12128#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
12129#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
12130#define RTC_TR_MNT_Pos (12U)
12131#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
12132#define RTC_TR_MNT RTC_TR_MNT_Msk
12133#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
12134#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
12135#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
12136#define RTC_TR_MNU_Pos (8U)
12137#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
12138#define RTC_TR_MNU RTC_TR_MNU_Msk
12139#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
12140#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
12141#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
12142#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
12143#define RTC_TR_ST_Pos (4U)
12144#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
12145#define RTC_TR_ST RTC_TR_ST_Msk
12146#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
12147#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
12148#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
12149#define RTC_TR_SU_Pos (0U)
12150#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
12151#define RTC_TR_SU RTC_TR_SU_Msk
12152#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
12153#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
12154#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
12155#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
12157/******************** Bits definition for RTC_DR register *******************/
12158#define RTC_DR_YT_Pos (20U)
12159#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
12160#define RTC_DR_YT RTC_DR_YT_Msk
12161#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
12162#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
12163#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
12164#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
12165#define RTC_DR_YU_Pos (16U)
12166#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
12167#define RTC_DR_YU RTC_DR_YU_Msk
12168#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
12169#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
12170#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
12171#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
12172#define RTC_DR_WDU_Pos (13U)
12173#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
12174#define RTC_DR_WDU RTC_DR_WDU_Msk
12175#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
12176#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
12177#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
12178#define RTC_DR_MT_Pos (12U)
12179#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
12180#define RTC_DR_MT RTC_DR_MT_Msk
12181#define RTC_DR_MU_Pos (8U)
12182#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
12183#define RTC_DR_MU RTC_DR_MU_Msk
12184#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
12185#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
12186#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
12187#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
12188#define RTC_DR_DT_Pos (4U)
12189#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
12190#define RTC_DR_DT RTC_DR_DT_Msk
12191#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
12192#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
12193#define RTC_DR_DU_Pos (0U)
12194#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
12195#define RTC_DR_DU RTC_DR_DU_Msk
12196#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
12197#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
12198#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
12199#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
12201/******************** Bits definition for RTC_CR register *******************/
12202#define RTC_CR_ITSE_Pos (24U)
12203#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)
12204#define RTC_CR_ITSE RTC_CR_ITSE_Msk
12205#define RTC_CR_COE_Pos (23U)
12206#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
12207#define RTC_CR_COE RTC_CR_COE_Msk
12208#define RTC_CR_OSEL_Pos (21U)
12209#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
12210#define RTC_CR_OSEL RTC_CR_OSEL_Msk
12211#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
12212#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
12213#define RTC_CR_POL_Pos (20U)
12214#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
12215#define RTC_CR_POL RTC_CR_POL_Msk
12216#define RTC_CR_COSEL_Pos (19U)
12217#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
12218#define RTC_CR_COSEL RTC_CR_COSEL_Msk
12219#define RTC_CR_BKP_Pos (18U)
12220#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
12221#define RTC_CR_BKP RTC_CR_BKP_Msk
12222#define RTC_CR_SUB1H_Pos (17U)
12223#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
12224#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
12225#define RTC_CR_ADD1H_Pos (16U)
12226#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
12227#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
12228#define RTC_CR_TSIE_Pos (15U)
12229#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
12230#define RTC_CR_TSIE RTC_CR_TSIE_Msk
12231#define RTC_CR_WUTIE_Pos (14U)
12232#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
12233#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
12234#define RTC_CR_ALRBIE_Pos (13U)
12235#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
12236#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
12237#define RTC_CR_ALRAIE_Pos (12U)
12238#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
12239#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
12240#define RTC_CR_TSE_Pos (11U)
12241#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
12242#define RTC_CR_TSE RTC_CR_TSE_Msk
12243#define RTC_CR_WUTE_Pos (10U)
12244#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
12245#define RTC_CR_WUTE RTC_CR_WUTE_Msk
12246#define RTC_CR_ALRBE_Pos (9U)
12247#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
12248#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
12249#define RTC_CR_ALRAE_Pos (8U)
12250#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
12251#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
12252#define RTC_CR_FMT_Pos (6U)
12253#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
12254#define RTC_CR_FMT RTC_CR_FMT_Msk
12255#define RTC_CR_BYPSHAD_Pos (5U)
12256#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
12257#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
12258#define RTC_CR_REFCKON_Pos (4U)
12259#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
12260#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
12261#define RTC_CR_TSEDGE_Pos (3U)
12262#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
12263#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
12264#define RTC_CR_WUCKSEL_Pos (0U)
12265#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
12266#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
12267#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
12268#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
12269#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
12271/* Legacy define */
12272#define RTC_CR_BCK RTC_CR_BKP
12273
12274/******************** Bits definition for RTC_ISR register ******************/
12275#define RTC_ISR_ITSF_Pos (17U)
12276#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)
12277#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk
12278#define RTC_ISR_RECALPF_Pos (16U)
12279#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
12280#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
12281#define RTC_ISR_TAMP3F_Pos (15U)
12282#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)
12283#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk
12284#define RTC_ISR_TAMP2F_Pos (14U)
12285#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
12286#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
12287#define RTC_ISR_TAMP1F_Pos (13U)
12288#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
12289#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
12290#define RTC_ISR_TSOVF_Pos (12U)
12291#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
12292#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
12293#define RTC_ISR_TSF_Pos (11U)
12294#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
12295#define RTC_ISR_TSF RTC_ISR_TSF_Msk
12296#define RTC_ISR_WUTF_Pos (10U)
12297#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
12298#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
12299#define RTC_ISR_ALRBF_Pos (9U)
12300#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
12301#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
12302#define RTC_ISR_ALRAF_Pos (8U)
12303#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
12304#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
12305#define RTC_ISR_INIT_Pos (7U)
12306#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
12307#define RTC_ISR_INIT RTC_ISR_INIT_Msk
12308#define RTC_ISR_INITF_Pos (6U)
12309#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
12310#define RTC_ISR_INITF RTC_ISR_INITF_Msk
12311#define RTC_ISR_RSF_Pos (5U)
12312#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
12313#define RTC_ISR_RSF RTC_ISR_RSF_Msk
12314#define RTC_ISR_INITS_Pos (4U)
12315#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
12316#define RTC_ISR_INITS RTC_ISR_INITS_Msk
12317#define RTC_ISR_SHPF_Pos (3U)
12318#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
12319#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
12320#define RTC_ISR_WUTWF_Pos (2U)
12321#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
12322#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
12323#define RTC_ISR_ALRBWF_Pos (1U)
12324#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
12325#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
12326#define RTC_ISR_ALRAWF_Pos (0U)
12327#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
12328#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
12329
12330/******************** Bits definition for RTC_PRER register *****************/
12331#define RTC_PRER_PREDIV_A_Pos (16U)
12332#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
12333#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
12334#define RTC_PRER_PREDIV_S_Pos (0U)
12335#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
12336#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
12337
12338/******************** Bits definition for RTC_WUTR register *****************/
12339#define RTC_WUTR_WUT_Pos (0U)
12340#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
12341#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
12342
12343/******************** Bits definition for RTC_ALRMAR register ***************/
12344#define RTC_ALRMAR_MSK4_Pos (31U)
12345#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
12346#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
12347#define RTC_ALRMAR_WDSEL_Pos (30U)
12348#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
12349#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
12350#define RTC_ALRMAR_DT_Pos (28U)
12351#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
12352#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
12353#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
12354#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
12355#define RTC_ALRMAR_DU_Pos (24U)
12356#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
12357#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
12358#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
12359#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
12360#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
12361#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
12362#define RTC_ALRMAR_MSK3_Pos (23U)
12363#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
12364#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
12365#define RTC_ALRMAR_PM_Pos (22U)
12366#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
12367#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
12368#define RTC_ALRMAR_HT_Pos (20U)
12369#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
12370#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
12371#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
12372#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
12373#define RTC_ALRMAR_HU_Pos (16U)
12374#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
12375#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
12376#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
12377#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
12378#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
12379#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
12380#define RTC_ALRMAR_MSK2_Pos (15U)
12381#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
12382#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
12383#define RTC_ALRMAR_MNT_Pos (12U)
12384#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
12385#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
12386#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
12387#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
12388#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
12389#define RTC_ALRMAR_MNU_Pos (8U)
12390#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
12391#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
12392#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
12393#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
12394#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
12395#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
12396#define RTC_ALRMAR_MSK1_Pos (7U)
12397#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
12398#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
12399#define RTC_ALRMAR_ST_Pos (4U)
12400#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
12401#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
12402#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
12403#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
12404#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
12405#define RTC_ALRMAR_SU_Pos (0U)
12406#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
12407#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
12408#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
12409#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
12410#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
12411#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
12413/******************** Bits definition for RTC_ALRMBR register ***************/
12414#define RTC_ALRMBR_MSK4_Pos (31U)
12415#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
12416#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
12417#define RTC_ALRMBR_WDSEL_Pos (30U)
12418#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
12419#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
12420#define RTC_ALRMBR_DT_Pos (28U)
12421#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
12422#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
12423#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
12424#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
12425#define RTC_ALRMBR_DU_Pos (24U)
12426#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
12427#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
12428#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
12429#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
12430#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
12431#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
12432#define RTC_ALRMBR_MSK3_Pos (23U)
12433#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
12434#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
12435#define RTC_ALRMBR_PM_Pos (22U)
12436#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
12437#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
12438#define RTC_ALRMBR_HT_Pos (20U)
12439#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
12440#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
12441#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
12442#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
12443#define RTC_ALRMBR_HU_Pos (16U)
12444#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
12445#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
12446#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
12447#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
12448#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
12449#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
12450#define RTC_ALRMBR_MSK2_Pos (15U)
12451#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
12452#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
12453#define RTC_ALRMBR_MNT_Pos (12U)
12454#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
12455#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
12456#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
12457#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
12458#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
12459#define RTC_ALRMBR_MNU_Pos (8U)
12460#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
12461#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
12462#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
12463#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
12464#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
12465#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
12466#define RTC_ALRMBR_MSK1_Pos (7U)
12467#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
12468#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
12469#define RTC_ALRMBR_ST_Pos (4U)
12470#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
12471#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
12472#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
12473#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
12474#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
12475#define RTC_ALRMBR_SU_Pos (0U)
12476#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
12477#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
12478#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
12479#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
12480#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
12481#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
12483/******************** Bits definition for RTC_WPR register ******************/
12484#define RTC_WPR_KEY_Pos (0U)
12485#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
12486#define RTC_WPR_KEY RTC_WPR_KEY_Msk
12487
12488/******************** Bits definition for RTC_SSR register ******************/
12489#define RTC_SSR_SS_Pos (0U)
12490#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
12491#define RTC_SSR_SS RTC_SSR_SS_Msk
12492
12493/******************** Bits definition for RTC_SHIFTR register ***************/
12494#define RTC_SHIFTR_SUBFS_Pos (0U)
12495#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
12496#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
12497#define RTC_SHIFTR_ADD1S_Pos (31U)
12498#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
12499#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
12500
12501/******************** Bits definition for RTC_TSTR register *****************/
12502#define RTC_TSTR_PM_Pos (22U)
12503#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
12504#define RTC_TSTR_PM RTC_TSTR_PM_Msk
12505#define RTC_TSTR_HT_Pos (20U)
12506#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
12507#define RTC_TSTR_HT RTC_TSTR_HT_Msk
12508#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
12509#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
12510#define RTC_TSTR_HU_Pos (16U)
12511#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
12512#define RTC_TSTR_HU RTC_TSTR_HU_Msk
12513#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
12514#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
12515#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
12516#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
12517#define RTC_TSTR_MNT_Pos (12U)
12518#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
12519#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
12520#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
12521#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
12522#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
12523#define RTC_TSTR_MNU_Pos (8U)
12524#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
12525#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
12526#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
12527#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
12528#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
12529#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
12530#define RTC_TSTR_ST_Pos (4U)
12531#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
12532#define RTC_TSTR_ST RTC_TSTR_ST_Msk
12533#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
12534#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
12535#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
12536#define RTC_TSTR_SU_Pos (0U)
12537#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
12538#define RTC_TSTR_SU RTC_TSTR_SU_Msk
12539#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
12540#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
12541#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
12542#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
12544/******************** Bits definition for RTC_TSDR register *****************/
12545#define RTC_TSDR_WDU_Pos (13U)
12546#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
12547#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
12548#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
12549#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
12550#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
12551#define RTC_TSDR_MT_Pos (12U)
12552#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
12553#define RTC_TSDR_MT RTC_TSDR_MT_Msk
12554#define RTC_TSDR_MU_Pos (8U)
12555#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
12556#define RTC_TSDR_MU RTC_TSDR_MU_Msk
12557#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
12558#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
12559#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
12560#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
12561#define RTC_TSDR_DT_Pos (4U)
12562#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
12563#define RTC_TSDR_DT RTC_TSDR_DT_Msk
12564#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
12565#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
12566#define RTC_TSDR_DU_Pos (0U)
12567#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
12568#define RTC_TSDR_DU RTC_TSDR_DU_Msk
12569#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
12570#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
12571#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
12572#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
12574/******************** Bits definition for RTC_TSSSR register ****************/
12575#define RTC_TSSSR_SS_Pos (0U)
12576#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
12577#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
12578
12579/******************** Bits definition for RTC_CAL register *****************/
12580#define RTC_CALR_CALP_Pos (15U)
12581#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
12582#define RTC_CALR_CALP RTC_CALR_CALP_Msk
12583#define RTC_CALR_CALW8_Pos (14U)
12584#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
12585#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
12586#define RTC_CALR_CALW16_Pos (13U)
12587#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
12588#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
12589#define RTC_CALR_CALM_Pos (0U)
12590#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
12591#define RTC_CALR_CALM RTC_CALR_CALM_Msk
12592#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
12593#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
12594#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
12595#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
12596#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
12597#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
12598#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
12599#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
12600#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
12602/******************** Bits definition for RTC_TAMPCR register ****************/
12603#define RTC_TAMPCR_TAMP3MF_Pos (24U)
12604#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
12605#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
12606#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)
12607#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
12608#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk
12609#define RTC_TAMPCR_TAMP3IE_Pos (22U)
12610#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
12611#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk
12612#define RTC_TAMPCR_TAMP2MF_Pos (21U)
12613#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
12614#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk
12615#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)
12616#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
12617#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk
12618#define RTC_TAMPCR_TAMP2IE_Pos (19U)
12619#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
12620#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk
12621#define RTC_TAMPCR_TAMP1MF_Pos (18U)
12622#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
12623#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk
12624#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)
12625#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
12626#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk
12627#define RTC_TAMPCR_TAMP1IE_Pos (16U)
12628#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
12629#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
12630#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)
12631#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
12632#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
12633#define RTC_TAMPCR_TAMPPRCH_Pos (13U)
12634#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
12635#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
12636#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
12637#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
12638#define RTC_TAMPCR_TAMPFLT_Pos (11U)
12639#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
12640#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
12641#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
12642#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
12643#define RTC_TAMPCR_TAMPFREQ_Pos (8U)
12644#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
12645#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
12646#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
12647#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
12648#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
12649#define RTC_TAMPCR_TAMPTS_Pos (7U)
12650#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
12651#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
12652#define RTC_TAMPCR_TAMP3TRG_Pos (6U)
12653#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
12654#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
12655#define RTC_TAMPCR_TAMP3E_Pos (5U)
12656#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
12657#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
12658#define RTC_TAMPCR_TAMP2TRG_Pos (4U)
12659#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
12660#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
12661#define RTC_TAMPCR_TAMP2E_Pos (3U)
12662#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
12663#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
12664#define RTC_TAMPCR_TAMPIE_Pos (2U)
12665#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
12666#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
12667#define RTC_TAMPCR_TAMP1TRG_Pos (1U)
12668#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
12669#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
12670#define RTC_TAMPCR_TAMP1E_Pos (0U)
12671#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
12672#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
12673
12674
12675/******************** Bits definition for RTC_ALRMASSR register *************/
12676#define RTC_ALRMASSR_MASKSS_Pos (24U)
12677#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
12678#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
12679#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
12680#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
12681#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
12682#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
12683#define RTC_ALRMASSR_SS_Pos (0U)
12684#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
12685#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
12686
12687/******************** Bits definition for RTC_ALRMBSSR register *************/
12688#define RTC_ALRMBSSR_MASKSS_Pos (24U)
12689#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
12690#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
12691#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
12692#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
12693#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
12694#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
12695#define RTC_ALRMBSSR_SS_Pos (0U)
12696#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
12697#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
12698
12699/******************** Bits definition for RTC_OR register ****************/
12700#define RTC_OR_TSINSEL_Pos (1U)
12701#define RTC_OR_TSINSEL_Msk (0x3UL << RTC_OR_TSINSEL_Pos)
12702#define RTC_OR_TSINSEL RTC_OR_TSINSEL_Msk
12703#define RTC_OR_TSINSEL_0 (0x1UL << RTC_OR_TSINSEL_Pos)
12704#define RTC_OR_TSINSEL_1 (0x2UL << RTC_OR_TSINSEL_Pos)
12705#define RTC_OR_ALARMOUTTYPE_Pos (3U)
12706#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
12707#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk
12708/* Legacy defines*/
12709#define RTC_OR_ALARMTYPE RTC_OR_ALARMOUTTYPE
12710
12711/******************** Bits definition for RTC_BKP0R register ****************/
12712#define RTC_BKP0R_Pos (0U)
12713#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
12714#define RTC_BKP0R RTC_BKP0R_Msk
12715
12716/******************** Bits definition for RTC_BKP1R register ****************/
12717#define RTC_BKP1R_Pos (0U)
12718#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
12719#define RTC_BKP1R RTC_BKP1R_Msk
12720
12721/******************** Bits definition for RTC_BKP2R register ****************/
12722#define RTC_BKP2R_Pos (0U)
12723#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
12724#define RTC_BKP2R RTC_BKP2R_Msk
12725
12726/******************** Bits definition for RTC_BKP3R register ****************/
12727#define RTC_BKP3R_Pos (0U)
12728#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
12729#define RTC_BKP3R RTC_BKP3R_Msk
12730
12731/******************** Bits definition for RTC_BKP4R register ****************/
12732#define RTC_BKP4R_Pos (0U)
12733#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
12734#define RTC_BKP4R RTC_BKP4R_Msk
12735
12736/******************** Bits definition for RTC_BKP5R register ****************/
12737#define RTC_BKP5R_Pos (0U)
12738#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)
12739#define RTC_BKP5R RTC_BKP5R_Msk
12740
12741/******************** Bits definition for RTC_BKP6R register ****************/
12742#define RTC_BKP6R_Pos (0U)
12743#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)
12744#define RTC_BKP6R RTC_BKP6R_Msk
12745
12746/******************** Bits definition for RTC_BKP7R register ****************/
12747#define RTC_BKP7R_Pos (0U)
12748#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)
12749#define RTC_BKP7R RTC_BKP7R_Msk
12750
12751/******************** Bits definition for RTC_BKP8R register ****************/
12752#define RTC_BKP8R_Pos (0U)
12753#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)
12754#define RTC_BKP8R RTC_BKP8R_Msk
12755
12756/******************** Bits definition for RTC_BKP9R register ****************/
12757#define RTC_BKP9R_Pos (0U)
12758#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)
12759#define RTC_BKP9R RTC_BKP9R_Msk
12760
12761/******************** Bits definition for RTC_BKP10R register ***************/
12762#define RTC_BKP10R_Pos (0U)
12763#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)
12764#define RTC_BKP10R RTC_BKP10R_Msk
12765
12766/******************** Bits definition for RTC_BKP11R register ***************/
12767#define RTC_BKP11R_Pos (0U)
12768#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)
12769#define RTC_BKP11R RTC_BKP11R_Msk
12770
12771/******************** Bits definition for RTC_BKP12R register ***************/
12772#define RTC_BKP12R_Pos (0U)
12773#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)
12774#define RTC_BKP12R RTC_BKP12R_Msk
12775
12776/******************** Bits definition for RTC_BKP13R register ***************/
12777#define RTC_BKP13R_Pos (0U)
12778#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)
12779#define RTC_BKP13R RTC_BKP13R_Msk
12780
12781/******************** Bits definition for RTC_BKP14R register ***************/
12782#define RTC_BKP14R_Pos (0U)
12783#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)
12784#define RTC_BKP14R RTC_BKP14R_Msk
12785
12786/******************** Bits definition for RTC_BKP15R register ***************/
12787#define RTC_BKP15R_Pos (0U)
12788#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)
12789#define RTC_BKP15R RTC_BKP15R_Msk
12790
12791/******************** Bits definition for RTC_BKP16R register ***************/
12792#define RTC_BKP16R_Pos (0U)
12793#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)
12794#define RTC_BKP16R RTC_BKP16R_Msk
12795
12796/******************** Bits definition for RTC_BKP17R register ***************/
12797#define RTC_BKP17R_Pos (0U)
12798#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)
12799#define RTC_BKP17R RTC_BKP17R_Msk
12800
12801/******************** Bits definition for RTC_BKP18R register ***************/
12802#define RTC_BKP18R_Pos (0U)
12803#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)
12804#define RTC_BKP18R RTC_BKP18R_Msk
12805
12806/******************** Bits definition for RTC_BKP19R register ***************/
12807#define RTC_BKP19R_Pos (0U)
12808#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)
12809#define RTC_BKP19R RTC_BKP19R_Msk
12810
12811/******************** Bits definition for RTC_BKP20R register ***************/
12812#define RTC_BKP20R_Pos (0U)
12813#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)
12814#define RTC_BKP20R RTC_BKP20R_Msk
12815
12816/******************** Bits definition for RTC_BKP21R register ***************/
12817#define RTC_BKP21R_Pos (0U)
12818#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)
12819#define RTC_BKP21R RTC_BKP21R_Msk
12820
12821/******************** Bits definition for RTC_BKP22R register ***************/
12822#define RTC_BKP22R_Pos (0U)
12823#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)
12824#define RTC_BKP22R RTC_BKP22R_Msk
12825
12826/******************** Bits definition for RTC_BKP23R register ***************/
12827#define RTC_BKP23R_Pos (0U)
12828#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)
12829#define RTC_BKP23R RTC_BKP23R_Msk
12830
12831/******************** Bits definition for RTC_BKP24R register ***************/
12832#define RTC_BKP24R_Pos (0U)
12833#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)
12834#define RTC_BKP24R RTC_BKP24R_Msk
12835
12836/******************** Bits definition for RTC_BKP25R register ***************/
12837#define RTC_BKP25R_Pos (0U)
12838#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)
12839#define RTC_BKP25R RTC_BKP25R_Msk
12840
12841/******************** Bits definition for RTC_BKP26R register ***************/
12842#define RTC_BKP26R_Pos (0U)
12843#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)
12844#define RTC_BKP26R RTC_BKP26R_Msk
12845
12846/******************** Bits definition for RTC_BKP27R register ***************/
12847#define RTC_BKP27R_Pos (0U)
12848#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)
12849#define RTC_BKP27R RTC_BKP27R_Msk
12850
12851/******************** Bits definition for RTC_BKP28R register ***************/
12852#define RTC_BKP28R_Pos (0U)
12853#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)
12854#define RTC_BKP28R RTC_BKP28R_Msk
12855
12856/******************** Bits definition for RTC_BKP29R register ***************/
12857#define RTC_BKP29R_Pos (0U)
12858#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)
12859#define RTC_BKP29R RTC_BKP29R_Msk
12860
12861/******************** Bits definition for RTC_BKP30R register ***************/
12862#define RTC_BKP30R_Pos (0U)
12863#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)
12864#define RTC_BKP30R RTC_BKP30R_Msk
12865
12866/******************** Bits definition for RTC_BKP31R register ***************/
12867#define RTC_BKP31R_Pos (0U)
12868#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)
12869#define RTC_BKP31R RTC_BKP31R_Msk
12870
12871/******************** Number of backup registers ******************************/
12872#define RTC_BKP_NUMBER 0x00000020U
12873
12874/******************************************************************************/
12875/* */
12876/* Serial Audio Interface */
12877/* */
12878/******************************************************************************/
12879/******************** Bit definition for SAI_GCR register *******************/
12880#define SAI_GCR_SYNCIN_Pos (0U)
12881#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)
12882#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk
12883#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)
12884#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)
12886#define SAI_GCR_SYNCOUT_Pos (4U)
12887#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)
12888#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk
12889#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)
12890#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)
12892/******************* Bit definition for SAI_xCR1 register *******************/
12893#define SAI_xCR1_MODE_Pos (0U)
12894#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)
12895#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk
12896#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)
12897#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)
12899#define SAI_xCR1_PRTCFG_Pos (2U)
12900#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)
12901#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk
12902#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)
12903#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)
12905#define SAI_xCR1_DS_Pos (5U)
12906#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)
12907#define SAI_xCR1_DS SAI_xCR1_DS_Msk
12908#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)
12909#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)
12910#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)
12912#define SAI_xCR1_LSBFIRST_Pos (8U)
12913#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)
12914#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk
12915#define SAI_xCR1_CKSTR_Pos (9U)
12916#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)
12917#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk
12919#define SAI_xCR1_SYNCEN_Pos (10U)
12920#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)
12921#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk
12922#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)
12923#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)
12925#define SAI_xCR1_MONO_Pos (12U)
12926#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)
12927#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk
12928#define SAI_xCR1_OUTDRIV_Pos (13U)
12929#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)
12930#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk
12931#define SAI_xCR1_SAIEN_Pos (16U)
12932#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)
12933#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk
12934#define SAI_xCR1_DMAEN_Pos (17U)
12935#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)
12936#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk
12937#define SAI_xCR1_NODIV_Pos (19U)
12938#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)
12939#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk
12941#define SAI_xCR1_MCKDIV_Pos (20U)
12942#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)
12943#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk
12944#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)
12945#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)
12946#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)
12947#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)
12949/******************* Bit definition for SAI_xCR2 register *******************/
12950#define SAI_xCR2_FTH_Pos (0U)
12951#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)
12952#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk
12953#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)
12954#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)
12955#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)
12957#define SAI_xCR2_FFLUSH_Pos (3U)
12958#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)
12959#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk
12960#define SAI_xCR2_TRIS_Pos (4U)
12961#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)
12962#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk
12963#define SAI_xCR2_MUTE_Pos (5U)
12964#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)
12965#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk
12966#define SAI_xCR2_MUTEVAL_Pos (6U)
12967#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)
12968#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk
12970#define SAI_xCR2_MUTECNT_Pos (7U)
12971#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)
12972#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk
12973#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)
12974#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)
12975#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)
12976#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)
12977#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)
12978#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)
12980#define SAI_xCR2_CPL_Pos (13U)
12981#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)
12982#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk
12984#define SAI_xCR2_COMP_Pos (14U)
12985#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)
12986#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk
12987#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)
12988#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)
12990/****************** Bit definition for SAI_xFRCR register *******************/
12991#define SAI_xFRCR_FRL_Pos (0U)
12992#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)
12993#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk
12994#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)
12995#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)
12996#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)
12997#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)
12998#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)
12999#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)
13000#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)
13001#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)
13003#define SAI_xFRCR_FSALL_Pos (8U)
13004#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)
13005#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk
13006#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)
13007#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)
13008#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)
13009#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)
13010#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)
13011#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)
13012#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)
13014#define SAI_xFRCR_FSDEF_Pos (16U)
13015#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)
13016#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk
13017#define SAI_xFRCR_FSPOL_Pos (17U)
13018#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)
13019#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk
13020#define SAI_xFRCR_FSOFF_Pos (18U)
13021#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)
13022#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk
13024/* Legacy define */
13025#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
13026
13027/****************** Bit definition for SAI_xSLOTR register *******************/
13028#define SAI_xSLOTR_FBOFF_Pos (0U)
13029#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)
13030#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk
13031#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)
13032#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)
13033#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)
13034#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)
13035#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)
13037#define SAI_xSLOTR_SLOTSZ_Pos (6U)
13038#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)
13039#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk
13040#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)
13041#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)
13043#define SAI_xSLOTR_NBSLOT_Pos (8U)
13044#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)
13045#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk
13046#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)
13047#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)
13048#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)
13049#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)
13051#define SAI_xSLOTR_SLOTEN_Pos (16U)
13052#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)
13053#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk
13055/******************* Bit definition for SAI_xIMR register *******************/
13056#define SAI_xIMR_OVRUDRIE_Pos (0U)
13057#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)
13058#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk
13059#define SAI_xIMR_MUTEDETIE_Pos (1U)
13060#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)
13061#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk
13062#define SAI_xIMR_WCKCFGIE_Pos (2U)
13063#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)
13064#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk
13065#define SAI_xIMR_FREQIE_Pos (3U)
13066#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)
13067#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk
13068#define SAI_xIMR_CNRDYIE_Pos (4U)
13069#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)
13070#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk
13071#define SAI_xIMR_AFSDETIE_Pos (5U)
13072#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)
13073#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk
13074#define SAI_xIMR_LFSDETIE_Pos (6U)
13075#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)
13076#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk
13078/******************** Bit definition for SAI_xSR register *******************/
13079#define SAI_xSR_OVRUDR_Pos (0U)
13080#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)
13081#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk
13082#define SAI_xSR_MUTEDET_Pos (1U)
13083#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)
13084#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk
13085#define SAI_xSR_WCKCFG_Pos (2U)
13086#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)
13087#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk
13088#define SAI_xSR_FREQ_Pos (3U)
13089#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)
13090#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk
13091#define SAI_xSR_CNRDY_Pos (4U)
13092#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)
13093#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk
13094#define SAI_xSR_AFSDET_Pos (5U)
13095#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)
13096#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk
13097#define SAI_xSR_LFSDET_Pos (6U)
13098#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)
13099#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk
13101#define SAI_xSR_FLVL_Pos (16U)
13102#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)
13103#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk
13104#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)
13105#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)
13106#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)
13108/****************** Bit definition for SAI_xCLRFR register ******************/
13109#define SAI_xCLRFR_COVRUDR_Pos (0U)
13110#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)
13111#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk
13112#define SAI_xCLRFR_CMUTEDET_Pos (1U)
13113#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)
13114#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk
13115#define SAI_xCLRFR_CWCKCFG_Pos (2U)
13116#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)
13117#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk
13118#define SAI_xCLRFR_CFREQ_Pos (3U)
13119#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)
13120#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk
13121#define SAI_xCLRFR_CCNRDY_Pos (4U)
13122#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)
13123#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk
13124#define SAI_xCLRFR_CAFSDET_Pos (5U)
13125#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)
13126#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk
13127#define SAI_xCLRFR_CLFSDET_Pos (6U)
13128#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)
13129#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk
13131/****************** Bit definition for SAI_xDR register *********************/
13132#define SAI_xDR_DATA_Pos (0U)
13133#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)
13134#define SAI_xDR_DATA SAI_xDR_DATA_Msk
13135
13136/******************************************************************************/
13137/* */
13138/* SPDIF-RX Interface */
13139/* */
13140/******************************************************************************/
13141/******************** Bit definition for SPDIF_CR register *******************/
13142#define SPDIFRX_CR_SPDIFEN_Pos (0U)
13143#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)
13144#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk
13145#define SPDIFRX_CR_RXDMAEN_Pos (2U)
13146#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)
13147#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk
13148#define SPDIFRX_CR_RXSTEO_Pos (3U)
13149#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)
13150#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk
13151#define SPDIFRX_CR_DRFMT_Pos (4U)
13152#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)
13153#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk
13154#define SPDIFRX_CR_PMSK_Pos (6U)
13155#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)
13156#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk
13157#define SPDIFRX_CR_VMSK_Pos (7U)
13158#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)
13159#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk
13160#define SPDIFRX_CR_CUMSK_Pos (8U)
13161#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)
13162#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk
13163#define SPDIFRX_CR_PTMSK_Pos (9U)
13164#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)
13165#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk
13166#define SPDIFRX_CR_CBDMAEN_Pos (10U)
13167#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)
13168#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk
13169#define SPDIFRX_CR_CHSEL_Pos (11U)
13170#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)
13171#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk
13172#define SPDIFRX_CR_NBTR_Pos (12U)
13173#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)
13174#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk
13175#define SPDIFRX_CR_WFA_Pos (14U)
13176#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)
13177#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk
13178#define SPDIFRX_CR_INSEL_Pos (16U)
13179#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)
13180#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk
13182/******************* Bit definition for SPDIFRX_IMR register *******************/
13183#define SPDIFRX_IMR_RXNEIE_Pos (0U)
13184#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)
13185#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk
13186#define SPDIFRX_IMR_CSRNEIE_Pos (1U)
13187#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)
13188#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk
13189#define SPDIFRX_IMR_PERRIE_Pos (2U)
13190#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)
13191#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk
13192#define SPDIFRX_IMR_OVRIE_Pos (3U)
13193#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)
13194#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk
13195#define SPDIFRX_IMR_SBLKIE_Pos (4U)
13196#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)
13197#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk
13198#define SPDIFRX_IMR_SYNCDIE_Pos (5U)
13199#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)
13200#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk
13201#define SPDIFRX_IMR_IFEIE_Pos (6U)
13202#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)
13203#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk
13205/******************* Bit definition for SPDIFRX_SR register *******************/
13206#define SPDIFRX_SR_RXNE_Pos (0U)
13207#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)
13208#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk
13209#define SPDIFRX_SR_CSRNE_Pos (1U)
13210#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)
13211#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk
13212#define SPDIFRX_SR_PERR_Pos (2U)
13213#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)
13214#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk
13215#define SPDIFRX_SR_OVR_Pos (3U)
13216#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)
13217#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk
13218#define SPDIFRX_SR_SBD_Pos (4U)
13219#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)
13220#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk
13221#define SPDIFRX_SR_SYNCD_Pos (5U)
13222#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)
13223#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk
13224#define SPDIFRX_SR_FERR_Pos (6U)
13225#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)
13226#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk
13227#define SPDIFRX_SR_SERR_Pos (7U)
13228#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)
13229#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk
13230#define SPDIFRX_SR_TERR_Pos (8U)
13231#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)
13232#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk
13233#define SPDIFRX_SR_WIDTH5_Pos (16U)
13234#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)
13235#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk
13237/******************* Bit definition for SPDIFRX_IFCR register *******************/
13238#define SPDIFRX_IFCR_PERRCF_Pos (2U)
13239#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)
13240#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk
13241#define SPDIFRX_IFCR_OVRCF_Pos (3U)
13242#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)
13243#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk
13244#define SPDIFRX_IFCR_SBDCF_Pos (4U)
13245#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)
13246#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk
13247#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)
13248#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)
13249#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk
13251/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b00 case) *******************/
13252#define SPDIFRX_DR0_DR_Pos (0U)
13253#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)
13254#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk
13255#define SPDIFRX_DR0_PE_Pos (24U)
13256#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)
13257#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk
13258#define SPDIFRX_DR0_V_Pos (25U)
13259#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)
13260#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk
13261#define SPDIFRX_DR0_U_Pos (26U)
13262#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)
13263#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk
13264#define SPDIFRX_DR0_C_Pos (27U)
13265#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)
13266#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk
13267#define SPDIFRX_DR0_PT_Pos (28U)
13268#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)
13269#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk
13271/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b01 case) *******************/
13272#define SPDIFRX_DR1_DR_Pos (8U)
13273#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)
13274#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk
13275#define SPDIFRX_DR1_PT_Pos (4U)
13276#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)
13277#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk
13278#define SPDIFRX_DR1_C_Pos (3U)
13279#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)
13280#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk
13281#define SPDIFRX_DR1_U_Pos (2U)
13282#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)
13283#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk
13284#define SPDIFRX_DR1_V_Pos (1U)
13285#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)
13286#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk
13287#define SPDIFRX_DR1_PE_Pos (0U)
13288#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)
13289#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk
13291/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b10 case) *******************/
13292#define SPDIFRX_DR1_DRNL1_Pos (16U)
13293#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)
13294#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk
13295#define SPDIFRX_DR1_DRNL2_Pos (0U)
13296#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)
13297#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk
13299/******************* Bit definition for SPDIFRX_CSR register *******************/
13300#define SPDIFRX_CSR_USR_Pos (0U)
13301#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)
13302#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk
13303#define SPDIFRX_CSR_CS_Pos (16U)
13304#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)
13305#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk
13306#define SPDIFRX_CSR_SOB_Pos (24U)
13307#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)
13308#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk
13310/******************* Bit definition for SPDIFRX_DIR register *******************/
13311#define SPDIFRX_DIR_THI_Pos (0U)
13312#define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos)
13313#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk
13314#define SPDIFRX_DIR_TLO_Pos (16U)
13315#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)
13316#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk
13318/******************************************************************************/
13319/* */
13320/* SD host Interface */
13321/* */
13322/******************************************************************************/
13323/****************** Bit definition for SDMMC_POWER register ******************/
13324#define SDMMC_POWER_PWRCTRL_Pos (0U)
13325#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)
13326#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk
13327#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)
13328#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)
13330/****************** Bit definition for SDMMC_CLKCR register ******************/
13331#define SDMMC_CLKCR_CLKDIV_Pos (0U)
13332#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)
13333#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk
13334#define SDMMC_CLKCR_CLKEN_Pos (8U)
13335#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)
13336#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk
13337#define SDMMC_CLKCR_PWRSAV_Pos (9U)
13338#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)
13339#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk
13340#define SDMMC_CLKCR_BYPASS_Pos (10U)
13341#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)
13342#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk
13344#define SDMMC_CLKCR_WIDBUS_Pos (11U)
13345#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)
13346#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk
13347#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)
13348#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)
13350#define SDMMC_CLKCR_NEGEDGE_Pos (13U)
13351#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)
13352#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk
13353#define SDMMC_CLKCR_HWFC_EN_Pos (14U)
13354#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)
13355#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk
13357/******************* Bit definition for SDMMC_ARG register *******************/
13358#define SDMMC_ARG_CMDARG_Pos (0U)
13359#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)
13360#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk
13362/******************* Bit definition for SDMMC_CMD register *******************/
13363#define SDMMC_CMD_CMDINDEX_Pos (0U)
13364#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)
13365#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk
13367#define SDMMC_CMD_WAITRESP_Pos (6U)
13368#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)
13369#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk
13370#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)
13371#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)
13373#define SDMMC_CMD_WAITINT_Pos (8U)
13374#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)
13375#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk
13376#define SDMMC_CMD_WAITPEND_Pos (9U)
13377#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)
13378#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk
13379#define SDMMC_CMD_CPSMEN_Pos (10U)
13380#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)
13381#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk
13382#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)
13383#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)
13384#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk
13386/***************** Bit definition for SDMMC_RESPCMD register *****************/
13387#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
13388#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)
13389#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk
13391/****************** Bit definition for SDMMC_RESP0 register ******************/
13392#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)
13393#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)
13394#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk
13396/****************** Bit definition for SDMMC_RESP1 register ******************/
13397#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
13398#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)
13399#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk
13401/****************** Bit definition for SDMMC_RESP2 register ******************/
13402#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
13403#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)
13404#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk
13406/****************** Bit definition for SDMMC_RESP3 register ******************/
13407#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
13408#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)
13409#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk
13411/****************** Bit definition for SDMMC_RESP4 register ******************/
13412#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
13413#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)
13414#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk
13416/****************** Bit definition for SDMMC_DTIMER register *****************/
13417#define SDMMC_DTIMER_DATATIME_Pos (0U)
13418#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)
13419#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk
13421/****************** Bit definition for SDMMC_DLEN register *******************/
13422#define SDMMC_DLEN_DATALENGTH_Pos (0U)
13423#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)
13424#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk
13426/****************** Bit definition for SDMMC_DCTRL register ******************/
13427#define SDMMC_DCTRL_DTEN_Pos (0U)
13428#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)
13429#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk
13430#define SDMMC_DCTRL_DTDIR_Pos (1U)
13431#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)
13432#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk
13433#define SDMMC_DCTRL_DTMODE_Pos (2U)
13434#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)
13435#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk
13436#define SDMMC_DCTRL_DMAEN_Pos (3U)
13437#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)
13438#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk
13440#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
13441#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
13442#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk
13443#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
13444#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
13445#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
13446#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
13448#define SDMMC_DCTRL_RWSTART_Pos (8U)
13449#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)
13450#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk
13451#define SDMMC_DCTRL_RWSTOP_Pos (9U)
13452#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)
13453#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk
13454#define SDMMC_DCTRL_RWMOD_Pos (10U)
13455#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)
13456#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk
13457#define SDMMC_DCTRL_SDIOEN_Pos (11U)
13458#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)
13459#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk
13461/****************** Bit definition for SDMMC_DCOUNT register *****************/
13462#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
13463#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)
13464#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk
13466/****************** Bit definition for SDMMC_STA registe ********************/
13467#define SDMMC_STA_CCRCFAIL_Pos (0U)
13468#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)
13469#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk
13470#define SDMMC_STA_DCRCFAIL_Pos (1U)
13471#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)
13472#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk
13473#define SDMMC_STA_CTIMEOUT_Pos (2U)
13474#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)
13475#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk
13476#define SDMMC_STA_DTIMEOUT_Pos (3U)
13477#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)
13478#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk
13479#define SDMMC_STA_TXUNDERR_Pos (4U)
13480#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)
13481#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk
13482#define SDMMC_STA_RXOVERR_Pos (5U)
13483#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)
13484#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk
13485#define SDMMC_STA_CMDREND_Pos (6U)
13486#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)
13487#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk
13488#define SDMMC_STA_CMDSENT_Pos (7U)
13489#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)
13490#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk
13491#define SDMMC_STA_DATAEND_Pos (8U)
13492#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)
13493#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk
13494#define SDMMC_STA_DBCKEND_Pos (10U)
13495#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)
13496#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk
13497#define SDMMC_STA_CMDACT_Pos (11U)
13498#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)
13499#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk
13500#define SDMMC_STA_TXACT_Pos (12U)
13501#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)
13502#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk
13503#define SDMMC_STA_RXACT_Pos (13U)
13504#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)
13505#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk
13506#define SDMMC_STA_TXFIFOHE_Pos (14U)
13507#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)
13508#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk
13509#define SDMMC_STA_RXFIFOHF_Pos (15U)
13510#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)
13511#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk
13512#define SDMMC_STA_TXFIFOF_Pos (16U)
13513#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)
13514#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk
13515#define SDMMC_STA_RXFIFOF_Pos (17U)
13516#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)
13517#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk
13518#define SDMMC_STA_TXFIFOE_Pos (18U)
13519#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)
13520#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk
13521#define SDMMC_STA_RXFIFOE_Pos (19U)
13522#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)
13523#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk
13524#define SDMMC_STA_TXDAVL_Pos (20U)
13525#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)
13526#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk
13527#define SDMMC_STA_RXDAVL_Pos (21U)
13528#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)
13529#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk
13530#define SDMMC_STA_SDIOIT_Pos (22U)
13531#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)
13532#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk
13534/******************* Bit definition for SDMMC_ICR register *******************/
13535#define SDMMC_ICR_CCRCFAILC_Pos (0U)
13536#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)
13537#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk
13538#define SDMMC_ICR_DCRCFAILC_Pos (1U)
13539#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)
13540#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk
13541#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
13542#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)
13543#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk
13544#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
13545#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)
13546#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk
13547#define SDMMC_ICR_TXUNDERRC_Pos (4U)
13548#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)
13549#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk
13550#define SDMMC_ICR_RXOVERRC_Pos (5U)
13551#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)
13552#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk
13553#define SDMMC_ICR_CMDRENDC_Pos (6U)
13554#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)
13555#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk
13556#define SDMMC_ICR_CMDSENTC_Pos (7U)
13557#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)
13558#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk
13559#define SDMMC_ICR_DATAENDC_Pos (8U)
13560#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)
13561#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk
13562#define SDMMC_ICR_DBCKENDC_Pos (10U)
13563#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)
13564#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk
13565#define SDMMC_ICR_SDIOITC_Pos (22U)
13566#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)
13567#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk
13569/****************** Bit definition for SDMMC_MASK register *******************/
13570#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
13571#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)
13572#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk
13573#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
13574#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)
13575#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk
13576#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
13577#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)
13578#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk
13579#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
13580#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)
13581#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk
13582#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
13583#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)
13584#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk
13585#define SDMMC_MASK_RXOVERRIE_Pos (5U)
13586#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)
13587#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk
13588#define SDMMC_MASK_CMDRENDIE_Pos (6U)
13589#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)
13590#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk
13591#define SDMMC_MASK_CMDSENTIE_Pos (7U)
13592#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)
13593#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk
13594#define SDMMC_MASK_DATAENDIE_Pos (8U)
13595#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)
13596#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk
13597#define SDMMC_MASK_DBCKENDIE_Pos (10U)
13598#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)
13599#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk
13600#define SDMMC_MASK_CMDACTIE_Pos (11U)
13601#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)
13602#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk
13603#define SDMMC_MASK_TXACTIE_Pos (12U)
13604#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)
13605#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk
13606#define SDMMC_MASK_RXACTIE_Pos (13U)
13607#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)
13608#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk
13609#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
13610#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)
13611#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk
13612#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
13613#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)
13614#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk
13615#define SDMMC_MASK_TXFIFOFIE_Pos (16U)
13616#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)
13617#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk
13618#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
13619#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)
13620#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk
13621#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
13622#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)
13623#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk
13624#define SDMMC_MASK_RXFIFOEIE_Pos (19U)
13625#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)
13626#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk
13627#define SDMMC_MASK_TXDAVLIE_Pos (20U)
13628#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)
13629#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk
13630#define SDMMC_MASK_RXDAVLIE_Pos (21U)
13631#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)
13632#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk
13633#define SDMMC_MASK_SDIOITIE_Pos (22U)
13634#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)
13635#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk
13637/***************** Bit definition for SDMMC_FIFOCNT register *****************/
13638#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)
13639#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)
13640#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk
13642/****************** Bit definition for SDMMC_FIFO register *******************/
13643#define SDMMC_FIFO_FIFODATA_Pos (0U)
13644#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)
13645#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk
13647/******************************************************************************/
13648/* */
13649/* Serial Peripheral Interface (SPI) */
13650/* */
13651/******************************************************************************/
13652/******************* Bit definition for SPI_CR1 register ********************/
13653#define SPI_CR1_CPHA_Pos (0U)
13654#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
13655#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk
13656#define SPI_CR1_CPOL_Pos (1U)
13657#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
13658#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk
13659#define SPI_CR1_MSTR_Pos (2U)
13660#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
13661#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk
13662#define SPI_CR1_BR_Pos (3U)
13663#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
13664#define SPI_CR1_BR SPI_CR1_BR_Msk
13665#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
13666#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
13667#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
13668#define SPI_CR1_SPE_Pos (6U)
13669#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
13670#define SPI_CR1_SPE SPI_CR1_SPE_Msk
13671#define SPI_CR1_LSBFIRST_Pos (7U)
13672#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
13673#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
13674#define SPI_CR1_SSI_Pos (8U)
13675#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
13676#define SPI_CR1_SSI SPI_CR1_SSI_Msk
13677#define SPI_CR1_SSM_Pos (9U)
13678#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
13679#define SPI_CR1_SSM SPI_CR1_SSM_Msk
13680#define SPI_CR1_RXONLY_Pos (10U)
13681#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
13682#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
13683#define SPI_CR1_CRCL_Pos (11U)
13684#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)
13685#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk
13686#define SPI_CR1_CRCNEXT_Pos (12U)
13687#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
13688#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
13689#define SPI_CR1_CRCEN_Pos (13U)
13690#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
13691#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
13692#define SPI_CR1_BIDIOE_Pos (14U)
13693#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
13694#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
13695#define SPI_CR1_BIDIMODE_Pos (15U)
13696#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
13697#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
13699/******************* Bit definition for SPI_CR2 register ********************/
13700#define SPI_CR2_RXDMAEN_Pos (0U)
13701#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
13702#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
13703#define SPI_CR2_TXDMAEN_Pos (1U)
13704#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
13705#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
13706#define SPI_CR2_SSOE_Pos (2U)
13707#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
13708#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk
13709#define SPI_CR2_NSSP_Pos (3U)
13710#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)
13711#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk
13712#define SPI_CR2_FRF_Pos (4U)
13713#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)
13714#define SPI_CR2_FRF SPI_CR2_FRF_Msk
13715#define SPI_CR2_ERRIE_Pos (5U)
13716#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
13717#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
13718#define SPI_CR2_RXNEIE_Pos (6U)
13719#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
13720#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
13721#define SPI_CR2_TXEIE_Pos (7U)
13722#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
13723#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
13724#define SPI_CR2_DS_Pos (8U)
13725#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)
13726#define SPI_CR2_DS SPI_CR2_DS_Msk
13727#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)
13728#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)
13729#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)
13730#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)
13731#define SPI_CR2_FRXTH_Pos (12U)
13732#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)
13733#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk
13734#define SPI_CR2_LDMARX_Pos (13U)
13735#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)
13736#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk
13737#define SPI_CR2_LDMATX_Pos (14U)
13738#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)
13739#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk
13741/******************** Bit definition for SPI_SR register ********************/
13742#define SPI_SR_RXNE_Pos (0U)
13743#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
13744#define SPI_SR_RXNE SPI_SR_RXNE_Msk
13745#define SPI_SR_TXE_Pos (1U)
13746#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
13747#define SPI_SR_TXE SPI_SR_TXE_Msk
13748#define SPI_SR_CHSIDE_Pos (2U)
13749#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
13750#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
13751#define SPI_SR_UDR_Pos (3U)
13752#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
13753#define SPI_SR_UDR SPI_SR_UDR_Msk
13754#define SPI_SR_CRCERR_Pos (4U)
13755#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
13756#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk
13757#define SPI_SR_MODF_Pos (5U)
13758#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
13759#define SPI_SR_MODF SPI_SR_MODF_Msk
13760#define SPI_SR_OVR_Pos (6U)
13761#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
13762#define SPI_SR_OVR SPI_SR_OVR_Msk
13763#define SPI_SR_BSY_Pos (7U)
13764#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
13765#define SPI_SR_BSY SPI_SR_BSY_Msk
13766#define SPI_SR_FRE_Pos (8U)
13767#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)
13768#define SPI_SR_FRE SPI_SR_FRE_Msk
13769#define SPI_SR_FRLVL_Pos (9U)
13770#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)
13771#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk
13772#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)
13773#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)
13774#define SPI_SR_FTLVL_Pos (11U)
13775#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)
13776#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk
13777#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)
13778#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)
13780/******************** Bit definition for SPI_DR register ********************/
13781#define SPI_DR_DR_Pos (0U)
13782#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
13783#define SPI_DR_DR SPI_DR_DR_Msk
13785/******************* Bit definition for SPI_CRCPR register ******************/
13786#define SPI_CRCPR_CRCPOLY_Pos (0U)
13787#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
13788#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
13790/****************** Bit definition for SPI_RXCRCR register ******************/
13791#define SPI_RXCRCR_RXCRC_Pos (0U)
13792#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
13793#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
13795/****************** Bit definition for SPI_TXCRCR register ******************/
13796#define SPI_TXCRCR_TXCRC_Pos (0U)
13797#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
13798#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
13800/****************** Bit definition for SPI_I2SCFGR register *****************/
13801#define SPI_I2SCFGR_CHLEN_Pos (0U)
13802#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
13803#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk
13804#define SPI_I2SCFGR_DATLEN_Pos (1U)
13805#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
13806#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk
13807#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
13808#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
13809#define SPI_I2SCFGR_CKPOL_Pos (3U)
13810#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
13811#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk
13812#define SPI_I2SCFGR_I2SSTD_Pos (4U)
13813#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
13814#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk
13815#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
13816#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
13817#define SPI_I2SCFGR_PCMSYNC_Pos (7U)
13818#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
13819#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk
13820#define SPI_I2SCFGR_I2SCFG_Pos (8U)
13821#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)
13822#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk
13823#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
13824#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
13825#define SPI_I2SCFGR_I2SE_Pos (10U)
13826#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)
13827#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk
13828#define SPI_I2SCFGR_I2SMOD_Pos (11U)
13829#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
13830#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
13831#define SPI_I2SCFGR_ASTRTEN_Pos (12U)
13832#define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)
13833#define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk
13835/****************** Bit definition for SPI_I2SPR register *******************/
13836#define SPI_I2SPR_I2SDIV_Pos (0U)
13837#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)
13838#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk
13839#define SPI_I2SPR_ODD_Pos (8U)
13840#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)
13841#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk
13842#define SPI_I2SPR_MCKOE_Pos (9U)
13843#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)
13844#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk
13847/******************************************************************************/
13848/* */
13849/* SYSCFG */
13850/* */
13851/******************************************************************************/
13852/****************** Bit definition for SYSCFG_MEMRMP register ***************/
13853#define SYSCFG_MEMRMP_MEM_BOOT_Pos (0U)
13854#define SYSCFG_MEMRMP_MEM_BOOT_Msk (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)
13855#define SYSCFG_MEMRMP_MEM_BOOT SYSCFG_MEMRMP_MEM_BOOT_Msk
13857#define SYSCFG_MEMRMP_SWP_FB_Pos (8U)
13858#define SYSCFG_MEMRMP_SWP_FB_Msk (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)
13859#define SYSCFG_MEMRMP_SWP_FB SYSCFG_MEMRMP_SWP_FB_Msk
13861#define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)
13862#define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
13863#define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk
13864#define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
13865#define SYSCFG_MEMRMP_SWP_FMC_1 (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
13867/****************** Bit definition for SYSCFG_PMC register ******************/
13868#define SYSCFG_PMC_I2C1_FMP_Pos (0U)
13869#define SYSCFG_PMC_I2C1_FMP_Msk (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)
13870#define SYSCFG_PMC_I2C1_FMP SYSCFG_PMC_I2C1_FMP_Msk
13871#define SYSCFG_PMC_I2C2_FMP_Pos (1U)
13872#define SYSCFG_PMC_I2C2_FMP_Msk (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)
13873#define SYSCFG_PMC_I2C2_FMP SYSCFG_PMC_I2C2_FMP_Msk
13874#define SYSCFG_PMC_I2C3_FMP_Pos (2U)
13875#define SYSCFG_PMC_I2C3_FMP_Msk (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)
13876#define SYSCFG_PMC_I2C3_FMP SYSCFG_PMC_I2C3_FMP_Msk
13877#define SYSCFG_PMC_I2C4_FMP_Pos (3U)
13878#define SYSCFG_PMC_I2C4_FMP_Msk (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)
13879#define SYSCFG_PMC_I2C4_FMP SYSCFG_PMC_I2C4_FMP_Msk
13880#define SYSCFG_PMC_I2C_PB6_FMP_Pos (4U)
13881#define SYSCFG_PMC_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)
13882#define SYSCFG_PMC_I2C_PB6_FMP SYSCFG_PMC_I2C_PB6_FMP_Msk
13883#define SYSCFG_PMC_I2C_PB7_FMP_Pos (5U)
13884#define SYSCFG_PMC_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)
13885#define SYSCFG_PMC_I2C_PB7_FMP SYSCFG_PMC_I2C_PB7_FMP_Msk
13886#define SYSCFG_PMC_I2C_PB8_FMP_Pos (6U)
13887#define SYSCFG_PMC_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)
13888#define SYSCFG_PMC_I2C_PB8_FMP SYSCFG_PMC_I2C_PB8_FMP_Msk
13889#define SYSCFG_PMC_I2C_PB9_FMP_Pos (7U)
13890#define SYSCFG_PMC_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)
13891#define SYSCFG_PMC_I2C_PB9_FMP SYSCFG_PMC_I2C_PB9_FMP_Msk
13893#define SYSCFG_PMC_ADCxDC2_Pos (16U)
13894#define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)
13895#define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk
13896#define SYSCFG_PMC_ADC1DC2_Pos (16U)
13897#define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)
13898#define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk
13899#define SYSCFG_PMC_ADC2DC2_Pos (17U)
13900#define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)
13901#define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk
13902#define SYSCFG_PMC_ADC3DC2_Pos (18U)
13903#define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)
13904#define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk
13906#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)
13907#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)
13908#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk
13910/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
13911#define SYSCFG_EXTICR1_EXTI0_Pos (0U)
13912#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
13913#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
13914#define SYSCFG_EXTICR1_EXTI1_Pos (4U)
13915#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
13916#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
13917#define SYSCFG_EXTICR1_EXTI2_Pos (8U)
13918#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
13919#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
13920#define SYSCFG_EXTICR1_EXTI3_Pos (12U)
13921#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
13922#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
13926#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U
13927#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U
13928#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U
13929#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U
13930#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U
13931#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U
13932#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U
13933#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U
13934#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U
13935#define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U
13936#define SYSCFG_EXTICR1_EXTI0_PK 0x000AU
13941#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U
13942#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U
13943#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U
13944#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U
13945#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U
13946#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U
13947#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U
13948#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U
13949#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U
13950#define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U
13951#define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U
13956#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U
13957#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U
13958#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U
13959#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U
13960#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U
13961#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U
13962#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U
13963#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U
13964#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U
13965#define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U
13966#define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U
13971#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U
13972#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U
13973#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U
13974#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U
13975#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U
13976#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U
13977#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U
13978#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U
13979#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U
13980#define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U
13981#define SYSCFG_EXTICR1_EXTI3_PK 0xA000U
13983/***************** Bit definition for SYSCFG_EXTICR2 register ***************/
13984#define SYSCFG_EXTICR2_EXTI4_Pos (0U)
13985#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
13986#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
13987#define SYSCFG_EXTICR2_EXTI5_Pos (4U)
13988#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
13989#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
13990#define SYSCFG_EXTICR2_EXTI6_Pos (8U)
13991#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
13992#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
13993#define SYSCFG_EXTICR2_EXTI7_Pos (12U)
13994#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
13995#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
13999#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U
14000#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U
14001#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U
14002#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U
14003#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U
14004#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U
14005#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U
14006#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U
14007#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U
14008#define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U
14009#define SYSCFG_EXTICR2_EXTI4_PK 0x000AU
14014#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U
14015#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U
14016#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U
14017#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U
14018#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U
14019#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U
14020#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U
14021#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U
14022#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U
14023#define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U
14024#define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U
14029#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U
14030#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U
14031#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U
14032#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U
14033#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U
14034#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U
14035#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U
14036#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U
14037#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U
14038#define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U
14039#define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U
14044#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U
14045#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U
14046#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U
14047#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U
14048#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U
14049#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U
14050#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U
14051#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U
14052#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U
14053#define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U
14054#define SYSCFG_EXTICR2_EXTI7_PK 0xA000U
14056/***************** Bit definition for SYSCFG_EXTICR3 register ***************/
14057#define SYSCFG_EXTICR3_EXTI8_Pos (0U)
14058#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
14059#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
14060#define SYSCFG_EXTICR3_EXTI9_Pos (4U)
14061#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
14062#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
14063#define SYSCFG_EXTICR3_EXTI10_Pos (8U)
14064#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
14065#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
14066#define SYSCFG_EXTICR3_EXTI11_Pos (12U)
14067#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
14068#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
14073#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U
14074#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U
14075#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U
14076#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U
14077#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U
14078#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U
14079#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U
14080#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U
14081#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U
14082#define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U
14087#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U
14088#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U
14089#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U
14090#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U
14091#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U
14092#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U
14093#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U
14094#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U
14095#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U
14096#define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U
14101#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U
14102#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U
14103#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U
14104#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U
14105#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U
14106#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U
14107#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U
14108#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U
14109#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U
14110#define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U
14115#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U
14116#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U
14117#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U
14118#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U
14119#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U
14120#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U
14121#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U
14122#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U
14123#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U
14124#define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U
14127/***************** Bit definition for SYSCFG_EXTICR4 register ***************/
14128#define SYSCFG_EXTICR4_EXTI12_Pos (0U)
14129#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
14130#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
14131#define SYSCFG_EXTICR4_EXTI13_Pos (4U)
14132#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
14133#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
14134#define SYSCFG_EXTICR4_EXTI14_Pos (8U)
14135#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
14136#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
14137#define SYSCFG_EXTICR4_EXTI15_Pos (12U)
14138#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
14139#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
14143#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U
14144#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U
14145#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U
14146#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U
14147#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U
14148#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U
14149#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U
14150#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U
14151#define SYSCFG_EXTICR4_EXTI12_PI 0x0008U
14152#define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U
14157#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U
14158#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U
14159#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U
14160#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U
14161#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U
14162#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U
14163#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U
14164#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U
14165#define SYSCFG_EXTICR4_EXTI13_PI 0x0080U
14166#define SYSCFG_EXTICR4_EXTI13_PJ 0x0090U
14171#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U
14172#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U
14173#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U
14174#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U
14175#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U
14176#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U
14177#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U
14178#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U
14179#define SYSCFG_EXTICR4_EXTI14_PI 0x0800U
14180#define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U
14185#define SYSCFG_EXTICR4_EXTI15_PA 0x0000U
14186#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U
14187#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U
14188#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U
14189#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U
14190#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U
14191#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U
14192#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U
14193#define SYSCFG_EXTICR4_EXTI15_PI 0x8000U
14194#define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U
14196/****************** Bit definition for SYSCFG_CBR register ******************/
14197#define SYSCFG_CBR_CLL_Pos (0U)
14198#define SYSCFG_CBR_CLL_Msk (0x1UL << SYSCFG_CBR_CLL_Pos)
14199#define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk
14200#define SYSCFG_CBR_PVDL_Pos (2U)
14201#define SYSCFG_CBR_PVDL_Msk (0x1UL << SYSCFG_CBR_PVDL_Pos)
14202#define SYSCFG_CBR_PVDL SYSCFG_CBR_PVDL_Msk
14204/****************** Bit definition for SYSCFG_CMPCR register ****************/
14205#define SYSCFG_CMPCR_CMP_PD_Pos (0U)
14206#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)
14207#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk
14208#define SYSCFG_CMPCR_READY_Pos (8U)
14209#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)
14210#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk
14212/******************************************************************************/
14213/* */
14214/* TIM */
14215/* */
14216/******************************************************************************/
14217/*
14218 * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)
14219 */
14220#define TIM_BREAK_INPUT_SUPPORT
14221/******************* Bit definition for TIM_CR1 register ********************/
14222#define TIM_CR1_CEN_Pos (0U)
14223#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
14224#define TIM_CR1_CEN TIM_CR1_CEN_Msk
14225#define TIM_CR1_UDIS_Pos (1U)
14226#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
14227#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk
14228#define TIM_CR1_URS_Pos (2U)
14229#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
14230#define TIM_CR1_URS TIM_CR1_URS_Msk
14231#define TIM_CR1_OPM_Pos (3U)
14232#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
14233#define TIM_CR1_OPM TIM_CR1_OPM_Msk
14234#define TIM_CR1_DIR_Pos (4U)
14235#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
14236#define TIM_CR1_DIR TIM_CR1_DIR_Msk
14238#define TIM_CR1_CMS_Pos (5U)
14239#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
14240#define TIM_CR1_CMS TIM_CR1_CMS_Msk
14241#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
14242#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
14244#define TIM_CR1_ARPE_Pos (7U)
14245#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
14246#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk
14248#define TIM_CR1_CKD_Pos (8U)
14249#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
14250#define TIM_CR1_CKD TIM_CR1_CKD_Msk
14251#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
14252#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
14253#define TIM_CR1_UIFREMAP_Pos (11U)
14254#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)
14255#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk
14257/******************* Bit definition for TIM_CR2 register ********************/
14258#define TIM_CR2_CCPC_Pos (0U)
14259#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
14260#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk
14261#define TIM_CR2_CCUS_Pos (2U)
14262#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
14263#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk
14264#define TIM_CR2_CCDS_Pos (3U)
14265#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
14266#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk
14268#define TIM_CR2_OIS5_Pos (16U)
14269#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)
14270#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk
14271#define TIM_CR2_OIS6_Pos (18U)
14272#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)
14273#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk
14275#define TIM_CR2_MMS_Pos (4U)
14276#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
14277#define TIM_CR2_MMS TIM_CR2_MMS_Msk
14278#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
14279#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
14280#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
14282#define TIM_CR2_MMS2_Pos (20U)
14283#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)
14284#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk
14285#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)
14286#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)
14287#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)
14288#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)
14290#define TIM_CR2_TI1S_Pos (7U)
14291#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
14292#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk
14293#define TIM_CR2_OIS1_Pos (8U)
14294#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
14295#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
14296#define TIM_CR2_OIS1N_Pos (9U)
14297#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
14298#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
14299#define TIM_CR2_OIS2_Pos (10U)
14300#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
14301#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
14302#define TIM_CR2_OIS2N_Pos (11U)
14303#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
14304#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
14305#define TIM_CR2_OIS3_Pos (12U)
14306#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
14307#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
14308#define TIM_CR2_OIS3N_Pos (13U)
14309#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
14310#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
14311#define TIM_CR2_OIS4_Pos (14U)
14312#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
14313#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
14315/******************* Bit definition for TIM_SMCR register *******************/
14316#define TIM_SMCR_SMS_Pos (0U)
14317#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)
14318#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk
14319#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)
14320#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)
14321#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)
14322#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)
14324#define TIM_SMCR_TS_Pos (4U)
14325#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
14326#define TIM_SMCR_TS TIM_SMCR_TS_Msk
14327#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
14328#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
14329#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
14331#define TIM_SMCR_MSM_Pos (7U)
14332#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
14333#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk
14335#define TIM_SMCR_ETF_Pos (8U)
14336#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
14337#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk
14338#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
14339#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
14340#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
14341#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
14343#define TIM_SMCR_ETPS_Pos (12U)
14344#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
14345#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
14346#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
14347#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
14349#define TIM_SMCR_ECE_Pos (14U)
14350#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
14351#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk
14352#define TIM_SMCR_ETP_Pos (15U)
14353#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
14354#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk
14356/******************* Bit definition for TIM_DIER register *******************/
14357#define TIM_DIER_UIE_Pos (0U)
14358#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
14359#define TIM_DIER_UIE TIM_DIER_UIE_Msk
14360#define TIM_DIER_CC1IE_Pos (1U)
14361#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
14362#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
14363#define TIM_DIER_CC2IE_Pos (2U)
14364#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
14365#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
14366#define TIM_DIER_CC3IE_Pos (3U)
14367#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
14368#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
14369#define TIM_DIER_CC4IE_Pos (4U)
14370#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
14371#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
14372#define TIM_DIER_COMIE_Pos (5U)
14373#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
14374#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk
14375#define TIM_DIER_TIE_Pos (6U)
14376#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
14377#define TIM_DIER_TIE TIM_DIER_TIE_Msk
14378#define TIM_DIER_BIE_Pos (7U)
14379#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
14380#define TIM_DIER_BIE TIM_DIER_BIE_Msk
14381#define TIM_DIER_UDE_Pos (8U)
14382#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
14383#define TIM_DIER_UDE TIM_DIER_UDE_Msk
14384#define TIM_DIER_CC1DE_Pos (9U)
14385#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
14386#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
14387#define TIM_DIER_CC2DE_Pos (10U)
14388#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
14389#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
14390#define TIM_DIER_CC3DE_Pos (11U)
14391#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
14392#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
14393#define TIM_DIER_CC4DE_Pos (12U)
14394#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
14395#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
14396#define TIM_DIER_COMDE_Pos (13U)
14397#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
14398#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk
14399#define TIM_DIER_TDE_Pos (14U)
14400#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
14401#define TIM_DIER_TDE TIM_DIER_TDE_Msk
14403/******************** Bit definition for TIM_SR register ********************/
14404#define TIM_SR_UIF_Pos (0U)
14405#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
14406#define TIM_SR_UIF TIM_SR_UIF_Msk
14407#define TIM_SR_CC1IF_Pos (1U)
14408#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
14409#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk
14410#define TIM_SR_CC2IF_Pos (2U)
14411#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
14412#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk
14413#define TIM_SR_CC3IF_Pos (3U)
14414#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
14415#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk
14416#define TIM_SR_CC4IF_Pos (4U)
14417#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
14418#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk
14419#define TIM_SR_COMIF_Pos (5U)
14420#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
14421#define TIM_SR_COMIF TIM_SR_COMIF_Msk
14422#define TIM_SR_TIF_Pos (6U)
14423#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
14424#define TIM_SR_TIF TIM_SR_TIF_Msk
14425#define TIM_SR_BIF_Pos (7U)
14426#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
14427#define TIM_SR_BIF TIM_SR_BIF_Msk
14428#define TIM_SR_B2IF_Pos (8U)
14429#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)
14430#define TIM_SR_B2IF TIM_SR_B2IF_Msk
14431#define TIM_SR_CC1OF_Pos (9U)
14432#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
14433#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk
14434#define TIM_SR_CC2OF_Pos (10U)
14435#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
14436#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk
14437#define TIM_SR_CC3OF_Pos (11U)
14438#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
14439#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk
14440#define TIM_SR_CC4OF_Pos (12U)
14441#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
14442#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk
14443#define TIM_SR_SBIF_Pos (13U)
14444#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)
14445#define TIM_SR_SBIF TIM_SR_SBIF_Msk
14446#define TIM_SR_CC5IF_Pos (16U)
14447#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)
14448#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk
14449#define TIM_SR_CC6IF_Pos (17U)
14450#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)
14451#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk
14453/******************* Bit definition for TIM_EGR register ********************/
14454#define TIM_EGR_UG_Pos (0U)
14455#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
14456#define TIM_EGR_UG TIM_EGR_UG_Msk
14457#define TIM_EGR_CC1G_Pos (1U)
14458#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
14459#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk
14460#define TIM_EGR_CC2G_Pos (2U)
14461#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
14462#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk
14463#define TIM_EGR_CC3G_Pos (3U)
14464#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
14465#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk
14466#define TIM_EGR_CC4G_Pos (4U)
14467#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
14468#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk
14469#define TIM_EGR_COMG_Pos (5U)
14470#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
14471#define TIM_EGR_COMG TIM_EGR_COMG_Msk
14472#define TIM_EGR_TG_Pos (6U)
14473#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
14474#define TIM_EGR_TG TIM_EGR_TG_Msk
14475#define TIM_EGR_BG_Pos (7U)
14476#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
14477#define TIM_EGR_BG TIM_EGR_BG_Msk
14478#define TIM_EGR_B2G_Pos (8U)
14479#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)
14480#define TIM_EGR_B2G TIM_EGR_B2G_Msk
14482/****************** Bit definition for TIM_CCMR1 register *******************/
14483#define TIM_CCMR1_CC1S_Pos (0U)
14484#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
14485#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
14486#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
14487#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
14489#define TIM_CCMR1_OC1FE_Pos (2U)
14490#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
14491#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
14492#define TIM_CCMR1_OC1PE_Pos (3U)
14493#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
14494#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
14496#define TIM_CCMR1_OC1M_Pos (4U)
14497#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)
14498#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
14499#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)
14500#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)
14501#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)
14502#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)
14504#define TIM_CCMR1_OC1CE_Pos (7U)
14505#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
14506#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
14508#define TIM_CCMR1_CC2S_Pos (8U)
14509#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
14510#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
14511#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
14512#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
14514#define TIM_CCMR1_OC2FE_Pos (10U)
14515#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
14516#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
14517#define TIM_CCMR1_OC2PE_Pos (11U)
14518#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
14519#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
14521#define TIM_CCMR1_OC2M_Pos (12U)
14522#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)
14523#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
14524#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)
14525#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)
14526#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)
14527#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)
14529#define TIM_CCMR1_OC2CE_Pos (15U)
14530#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
14531#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
14533/*----------------------------------------------------------------------------*/
14534
14535#define TIM_CCMR1_IC1PSC_Pos (2U)
14536#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
14537#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
14538#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
14539#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
14541#define TIM_CCMR1_IC1F_Pos (4U)
14542#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
14543#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
14544#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
14545#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
14546#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
14547#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
14549#define TIM_CCMR1_IC2PSC_Pos (10U)
14550#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
14551#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
14552#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
14553#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
14555#define TIM_CCMR1_IC2F_Pos (12U)
14556#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
14557#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
14558#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
14559#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
14560#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
14561#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
14563/****************** Bit definition for TIM_CCMR2 register *******************/
14564#define TIM_CCMR2_CC3S_Pos (0U)
14565#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
14566#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
14567#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
14568#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
14570#define TIM_CCMR2_OC3FE_Pos (2U)
14571#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
14572#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
14573#define TIM_CCMR2_OC3PE_Pos (3U)
14574#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
14575#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
14577#define TIM_CCMR2_OC3M_Pos (4U)
14578#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)
14579#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
14580#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)
14581#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)
14582#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)
14583#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)
14587#define TIM_CCMR2_OC3CE_Pos (7U)
14588#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
14589#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
14591#define TIM_CCMR2_CC4S_Pos (8U)
14592#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
14593#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
14594#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
14595#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
14597#define TIM_CCMR2_OC4FE_Pos (10U)
14598#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
14599#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
14600#define TIM_CCMR2_OC4PE_Pos (11U)
14601#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
14602#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
14604#define TIM_CCMR2_OC4M_Pos (12U)
14605#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)
14606#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
14607#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)
14608#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)
14609#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)
14610#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)
14612#define TIM_CCMR2_OC4CE_Pos (15U)
14613#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
14614#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
14616/*----------------------------------------------------------------------------*/
14617
14618#define TIM_CCMR2_IC3PSC_Pos (2U)
14619#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
14620#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
14621#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
14622#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
14624#define TIM_CCMR2_IC3F_Pos (4U)
14625#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
14626#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
14627#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
14628#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
14629#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
14630#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
14632#define TIM_CCMR2_IC4PSC_Pos (10U)
14633#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
14634#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
14635#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
14636#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
14638#define TIM_CCMR2_IC4F_Pos (12U)
14639#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
14640#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
14641#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
14642#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
14643#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
14644#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
14646/******************* Bit definition for TIM_CCER register *******************/
14647#define TIM_CCER_CC1E_Pos (0U)
14648#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
14649#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk
14650#define TIM_CCER_CC1P_Pos (1U)
14651#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
14652#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk
14653#define TIM_CCER_CC1NE_Pos (2U)
14654#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
14655#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
14656#define TIM_CCER_CC1NP_Pos (3U)
14657#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
14658#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
14659#define TIM_CCER_CC2E_Pos (4U)
14660#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
14661#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk
14662#define TIM_CCER_CC2P_Pos (5U)
14663#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
14664#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk
14665#define TIM_CCER_CC2NE_Pos (6U)
14666#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
14667#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
14668#define TIM_CCER_CC2NP_Pos (7U)
14669#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
14670#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
14671#define TIM_CCER_CC3E_Pos (8U)
14672#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
14673#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk
14674#define TIM_CCER_CC3P_Pos (9U)
14675#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
14676#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk
14677#define TIM_CCER_CC3NE_Pos (10U)
14678#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
14679#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
14680#define TIM_CCER_CC3NP_Pos (11U)
14681#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
14682#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
14683#define TIM_CCER_CC4E_Pos (12U)
14684#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
14685#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk
14686#define TIM_CCER_CC4P_Pos (13U)
14687#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
14688#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk
14689#define TIM_CCER_CC4NP_Pos (15U)
14690#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
14691#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
14692#define TIM_CCER_CC5E_Pos (16U)
14693#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)
14694#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk
14695#define TIM_CCER_CC5P_Pos (17U)
14696#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)
14697#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk
14698#define TIM_CCER_CC6E_Pos (20U)
14699#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)
14700#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk
14701#define TIM_CCER_CC6P_Pos (21U)
14702#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)
14703#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk
14706/******************* Bit definition for TIM_CNT register ********************/
14707#define TIM_CNT_CNT_Pos (0U)
14708#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
14709#define TIM_CNT_CNT TIM_CNT_CNT_Msk
14710#define TIM_CNT_UIFCPY_Pos (31U)
14711#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)
14712#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk
14714/******************* Bit definition for TIM_PSC register ********************/
14715#define TIM_PSC_PSC_Pos (0U)
14716#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
14717#define TIM_PSC_PSC TIM_PSC_PSC_Msk
14719/******************* Bit definition for TIM_ARR register ********************/
14720#define TIM_ARR_ARR_Pos (0U)
14721#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
14722#define TIM_ARR_ARR TIM_ARR_ARR_Msk
14724/******************* Bit definition for TIM_RCR register ********************/
14725#define TIM_RCR_REP_Pos (0U)
14726#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)
14727#define TIM_RCR_REP TIM_RCR_REP_Msk
14729/******************* Bit definition for TIM_CCR1 register *******************/
14730#define TIM_CCR1_CCR1_Pos (0U)
14731#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
14732#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
14734/******************* Bit definition for TIM_CCR2 register *******************/
14735#define TIM_CCR2_CCR2_Pos (0U)
14736#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
14737#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
14739/******************* Bit definition for TIM_CCR3 register *******************/
14740#define TIM_CCR3_CCR3_Pos (0U)
14741#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
14742#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
14744/******************* Bit definition for TIM_CCR4 register *******************/
14745#define TIM_CCR4_CCR4_Pos (0U)
14746#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
14747#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
14749/******************* Bit definition for TIM_BDTR register *******************/
14750#define TIM_BDTR_DTG_Pos (0U)
14751#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
14752#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk
14753#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
14754#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
14755#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
14756#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
14757#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
14758#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
14759#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
14760#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
14762#define TIM_BDTR_LOCK_Pos (8U)
14763#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
14764#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
14765#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
14766#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
14768#define TIM_BDTR_OSSI_Pos (10U)
14769#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
14770#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
14771#define TIM_BDTR_OSSR_Pos (11U)
14772#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
14773#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
14774#define TIM_BDTR_BKE_Pos (12U)
14775#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
14776#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk
14777#define TIM_BDTR_BKP_Pos (13U)
14778#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
14779#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk
14780#define TIM_BDTR_AOE_Pos (14U)
14781#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
14782#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk
14783#define TIM_BDTR_MOE_Pos (15U)
14784#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
14785#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk
14786#define TIM_BDTR_BKF_Pos (16U)
14787#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)
14788#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk
14789#define TIM_BDTR_BK2F_Pos (20U)
14790#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)
14791#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk
14792#define TIM_BDTR_BK2E_Pos (24U)
14793#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)
14794#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk
14795#define TIM_BDTR_BK2P_Pos (25U)
14796#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)
14797#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk
14799/******************* Bit definition for TIM_DCR register ********************/
14800#define TIM_DCR_DBA_Pos (0U)
14801#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
14802#define TIM_DCR_DBA TIM_DCR_DBA_Msk
14803#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
14804#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
14805#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
14806#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
14807#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
14809#define TIM_DCR_DBL_Pos (8U)
14810#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
14811#define TIM_DCR_DBL TIM_DCR_DBL_Msk
14812#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
14813#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
14814#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
14815#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
14816#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
14818/******************* Bit definition for TIM_DMAR register *******************/
14819#define TIM_DMAR_DMAB_Pos (0U)
14820#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
14821#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
14823/******************* Bit definition for TIM_OR regiter *********************/
14824#define TIM_OR_TI4_RMP_Pos (6U)
14825#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)
14826#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk
14827#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)
14828#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)
14829#define TIM_OR_ITR1_RMP_Pos (10U)
14830#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)
14831#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk
14832#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)
14833#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)
14835/******************* Bit definition for TIM2_OR register *******************/
14836#define TIM2_OR_ITR1_RMP_Pos (10U)
14837#define TIM2_OR_ITR1_RMP_Msk (0x3UL << TIM2_OR_ITR1_RMP_Pos)
14838#define TIM2_OR_ITR1_RMP TIM2_OR_ITR1_RMP_Msk
14839#define TIM2_OR_ITR1_RMP_0 (0x1UL << TIM2_OR_ITR1_RMP_Pos)
14840#define TIM2_OR_ITR1_RMP_1 (0x2UL << TIM2_OR_ITR1_RMP_Pos)
14842/******************* Bit definition for TIM5_OR register *******************/
14843#define TIM5_OR_TI4_RMP_Pos (6U)
14844#define TIM5_OR_TI4_RMP_Msk (0x3UL << TIM5_OR_TI4_RMP_Pos)
14845#define TIM5_OR_TI4_RMP TIM5_OR_TI4_RMP_Msk
14846#define TIM5_OR_TI4_RMP_0 (0x1UL << TIM5_OR_TI4_RMP_Pos)
14847#define TIM5_OR_TI4_RMP_1 (0x2UL << TIM5_OR_TI4_RMP_Pos)
14849/******************* Bit definition for TIM11_OR register *******************/
14850#define TIM11_OR_TI1_RMP_Pos (0U)
14851#define TIM11_OR_TI1_RMP_Msk (0x3UL << TIM11_OR_TI1_RMP_Pos)
14852#define TIM11_OR_TI1_RMP TIM11_OR_TI1_RMP_Msk
14853#define TIM11_OR_TI1_RMP_0 (0x1UL << TIM11_OR_TI1_RMP_Pos)
14854#define TIM11_OR_TI1_RMP_1 (0x2UL << TIM11_OR_TI1_RMP_Pos)
14856/****************** Bit definition for TIM_CCMR3 register *******************/
14857#define TIM_CCMR3_OC5FE_Pos (2U)
14858#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)
14859#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk
14860#define TIM_CCMR3_OC5PE_Pos (3U)
14861#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)
14862#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk
14864#define TIM_CCMR3_OC5M_Pos (4U)
14865#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)
14866#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk
14867#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)
14868#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)
14869#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)
14870#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)
14872#define TIM_CCMR3_OC5CE_Pos (7U)
14873#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)
14874#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk
14876#define TIM_CCMR3_OC6FE_Pos (10U)
14877#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)
14878#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk
14879#define TIM_CCMR3_OC6PE_Pos (11U)
14880#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)
14881#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk
14883#define TIM_CCMR3_OC6M_Pos (12U)
14884#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)
14885#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk
14886#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)
14887#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)
14888#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)
14889#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)
14891#define TIM_CCMR3_OC6CE_Pos (15U)
14892#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)
14893#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk
14895/******************* Bit definition for TIM_CCR5 register *******************/
14896#define TIM_CCR5_CCR5_Pos (0U)
14897#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)
14898#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk
14899#define TIM_CCR5_GC5C1_Pos (29U)
14900#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)
14901#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk
14902#define TIM_CCR5_GC5C2_Pos (30U)
14903#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)
14904#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk
14905#define TIM_CCR5_GC5C3_Pos (31U)
14906#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)
14907#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk
14909/******************* Bit definition for TIM_CCR6 register *******************/
14910#define TIM_CCR6_CCR6 ((uint16_t)0xFFFFU)
14912/******************* Bit definition for TIM1_AF1 register *******************/
14913#define TIM1_AF1_BKINE_Pos (0U)
14914#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)
14915#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk
14916#define TIM1_AF1_BKDF1BKE_Pos (8U)
14917#define TIM1_AF1_BKDF1BKE_Msk (0x1UL << TIM1_AF1_BKDF1BKE_Pos)
14918#define TIM1_AF1_BKDF1BKE TIM1_AF1_BKDF1BKE_Msk
14919#define TIM1_AF1_BKINP_Pos (9U)
14920#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)
14921#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk
14923/******************* Bit definition for TIM1_AF2 register *******************/
14924#define TIM1_AF2_BK2INE_Pos (0U)
14925#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)
14926#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk
14927#define TIM1_AF2_BK2DF1BKE_Pos (8U)
14928#define TIM1_AF2_BK2DF1BKE_Msk (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)
14929#define TIM1_AF2_BK2DF1BKE TIM1_AF2_BK2DF1BKE_Msk
14930#define TIM1_AF2_BK2INP_Pos (9U)
14931#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)
14932#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk
14934/******************* Bit definition for TIM8_AF1 register *******************/
14935#define TIM8_AF1_BKINE_Pos (0U)
14936#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)
14937#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk
14938#define TIM8_AF1_BKDF1BKE_Pos (8U)
14939#define TIM8_AF1_BKDF1BKE_Msk (0x1UL << TIM8_AF1_BKDF1BKE_Pos)
14940#define TIM8_AF1_BKDF1BKE TIM8_AF1_BKDF1BKE_Msk
14941#define TIM8_AF1_BKINP_Pos (9U)
14942#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)
14943#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk
14945/******************* Bit definition for TIM8_AF2 register *******************/
14946#define TIM8_AF2_BK2INE_Pos (0U)
14947#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)
14948#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk
14949#define TIM8_AF2_BK2DF1BKE_Pos (8U)
14950#define TIM8_AF2_BK2DF1BKE_Msk (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)
14951#define TIM8_AF2_BK2DF1BKE TIM8_AF2_BK2DF1BKE_Msk
14952#define TIM8_AF2_BK2INP_Pos (9U)
14953#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)
14954#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk
14957/******************************************************************************/
14958/* */
14959/* Low Power Timer (LPTIM) */
14960/* */
14961/******************************************************************************/
14962/****************** Bit definition for LPTIM_ISR register *******************/
14963#define LPTIM_ISR_CMPM_Pos (0U)
14964#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)
14965#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk
14966#define LPTIM_ISR_ARRM_Pos (1U)
14967#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)
14968#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk
14969#define LPTIM_ISR_EXTTRIG_Pos (2U)
14970#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
14971#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk
14972#define LPTIM_ISR_CMPOK_Pos (3U)
14973#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)
14974#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk
14975#define LPTIM_ISR_ARROK_Pos (4U)
14976#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)
14977#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk
14978#define LPTIM_ISR_UP_Pos (5U)
14979#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)
14980#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk
14981#define LPTIM_ISR_DOWN_Pos (6U)
14982#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)
14983#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk
14985/****************** Bit definition for LPTIM_ICR register *******************/
14986#define LPTIM_ICR_CMPMCF_Pos (0U)
14987#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)
14988#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk
14989#define LPTIM_ICR_ARRMCF_Pos (1U)
14990#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)
14991#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk
14992#define LPTIM_ICR_EXTTRIGCF_Pos (2U)
14993#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
14994#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk
14995#define LPTIM_ICR_CMPOKCF_Pos (3U)
14996#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
14997#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk
14998#define LPTIM_ICR_ARROKCF_Pos (4U)
14999#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)
15000#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk
15001#define LPTIM_ICR_UPCF_Pos (5U)
15002#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)
15003#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk
15004#define LPTIM_ICR_DOWNCF_Pos (6U)
15005#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)
15006#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk
15008/****************** Bit definition for LPTIM_IER register *******************/
15009#define LPTIM_IER_CMPMIE_Pos (0U)
15010#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)
15011#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk
15012#define LPTIM_IER_ARRMIE_Pos (1U)
15013#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)
15014#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk
15015#define LPTIM_IER_EXTTRIGIE_Pos (2U)
15016#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
15017#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk
15018#define LPTIM_IER_CMPOKIE_Pos (3U)
15019#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)
15020#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk
15021#define LPTIM_IER_ARROKIE_Pos (4U)
15022#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)
15023#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk
15024#define LPTIM_IER_UPIE_Pos (5U)
15025#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)
15026#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk
15027#define LPTIM_IER_DOWNIE_Pos (6U)
15028#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)
15029#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk
15031/****************** Bit definition for LPTIM_CFGR register*******************/
15032#define LPTIM_CFGR_CKSEL_Pos (0U)
15033#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)
15034#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk
15036#define LPTIM_CFGR_CKPOL_Pos (1U)
15037#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)
15038#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk
15039#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)
15040#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)
15042#define LPTIM_CFGR_CKFLT_Pos (3U)
15043#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)
15044#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk
15045#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)
15046#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)
15048#define LPTIM_CFGR_TRGFLT_Pos (6U)
15049#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
15050#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk
15051#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
15052#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
15054#define LPTIM_CFGR_PRESC_Pos (9U)
15055#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)
15056#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk
15057#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)
15058#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)
15059#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)
15061#define LPTIM_CFGR_TRIGSEL_Pos (13U)
15062#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
15063#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk
15064#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
15065#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
15066#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
15068#define LPTIM_CFGR_TRIGEN_Pos (17U)
15069#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
15070#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk
15071#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
15072#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
15074#define LPTIM_CFGR_TIMOUT_Pos (19U)
15075#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
15076#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk
15077#define LPTIM_CFGR_WAVE_Pos (20U)
15078#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)
15079#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk
15080#define LPTIM_CFGR_WAVPOL_Pos (21U)
15081#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
15082#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk
15083#define LPTIM_CFGR_PRELOAD_Pos (22U)
15084#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
15085#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk
15086#define LPTIM_CFGR_COUNTMODE_Pos (23U)
15087#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
15088#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk
15089#define LPTIM_CFGR_ENC_Pos (24U)
15090#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)
15091#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk
15093/****************** Bit definition for LPTIM_CR register ********************/
15094#define LPTIM_CR_ENABLE_Pos (0U)
15095#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)
15096#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk
15097#define LPTIM_CR_SNGSTRT_Pos (1U)
15098#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)
15099#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk
15100#define LPTIM_CR_CNTSTRT_Pos (2U)
15101#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)
15102#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk
15104/****************** Bit definition for LPTIM_CMP register *******************/
15105#define LPTIM_CMP_CMP_Pos (0U)
15106#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)
15107#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk
15109/****************** Bit definition for LPTIM_ARR register *******************/
15110#define LPTIM_ARR_ARR_Pos (0U)
15111#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)
15112#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk
15114/****************** Bit definition for LPTIM_CNT register *******************/
15115#define LPTIM_CNT_CNT_Pos (0U)
15116#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)
15117#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk
15118/******************************************************************************/
15119/* */
15120/* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
15121/* */
15122/******************************************************************************/
15123/****************** Bit definition for USART_CR1 register *******************/
15124#define USART_CR1_UE_Pos (0U)
15125#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
15126#define USART_CR1_UE USART_CR1_UE_Msk
15127#define USART_CR1_UESM_Pos (1U)
15128#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)
15129#define USART_CR1_UESM USART_CR1_UESM_Msk
15130#define USART_CR1_RE_Pos (2U)
15131#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
15132#define USART_CR1_RE USART_CR1_RE_Msk
15133#define USART_CR1_TE_Pos (3U)
15134#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
15135#define USART_CR1_TE USART_CR1_TE_Msk
15136#define USART_CR1_IDLEIE_Pos (4U)
15137#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
15138#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
15139#define USART_CR1_RXNEIE_Pos (5U)
15140#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
15141#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
15142#define USART_CR1_TCIE_Pos (6U)
15143#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
15144#define USART_CR1_TCIE USART_CR1_TCIE_Msk
15145#define USART_CR1_TXEIE_Pos (7U)
15146#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
15147#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk
15148#define USART_CR1_PEIE_Pos (8U)
15149#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
15150#define USART_CR1_PEIE USART_CR1_PEIE_Msk
15151#define USART_CR1_PS_Pos (9U)
15152#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
15153#define USART_CR1_PS USART_CR1_PS_Msk
15154#define USART_CR1_PCE_Pos (10U)
15155#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
15156#define USART_CR1_PCE USART_CR1_PCE_Msk
15157#define USART_CR1_WAKE_Pos (11U)
15158#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
15159#define USART_CR1_WAKE USART_CR1_WAKE_Msk
15160#define USART_CR1_M_Pos (12U)
15161#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)
15162#define USART_CR1_M USART_CR1_M_Msk
15163#define USART_CR1_M0 (0x00001UL << USART_CR1_M_Pos)
15164#define USART_CR1_MME_Pos (13U)
15165#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)
15166#define USART_CR1_MME USART_CR1_MME_Msk
15167#define USART_CR1_CMIE_Pos (14U)
15168#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)
15169#define USART_CR1_CMIE USART_CR1_CMIE_Msk
15170#define USART_CR1_OVER8_Pos (15U)
15171#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
15172#define USART_CR1_OVER8 USART_CR1_OVER8_Msk
15173#define USART_CR1_DEDT_Pos (16U)
15174#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)
15175#define USART_CR1_DEDT USART_CR1_DEDT_Msk
15176#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)
15177#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)
15178#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)
15179#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)
15180#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)
15181#define USART_CR1_DEAT_Pos (21U)
15182#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)
15183#define USART_CR1_DEAT USART_CR1_DEAT_Msk
15184#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)
15185#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)
15186#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)
15187#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)
15188#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)
15189#define USART_CR1_RTOIE_Pos (26U)
15190#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)
15191#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk
15192#define USART_CR1_EOBIE_Pos (27U)
15193#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)
15194#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk
15195#define USART_CR1_M1 0x10000000U
15197/* Legacy defines */
15198#define USART_CR1_M_0 USART_CR1_M0
15199#define USART_CR1_M_1 USART_CR1_M1
15201/****************** Bit definition for USART_CR2 register *******************/
15202#define USART_CR2_ADDM7_Pos (4U)
15203#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)
15204#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk
15205#define USART_CR2_LBDL_Pos (5U)
15206#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
15207#define USART_CR2_LBDL USART_CR2_LBDL_Msk
15208#define USART_CR2_LBDIE_Pos (6U)
15209#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
15210#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk
15211#define USART_CR2_LBCL_Pos (8U)
15212#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
15213#define USART_CR2_LBCL USART_CR2_LBCL_Msk
15214#define USART_CR2_CPHA_Pos (9U)
15215#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
15216#define USART_CR2_CPHA USART_CR2_CPHA_Msk
15217#define USART_CR2_CPOL_Pos (10U)
15218#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
15219#define USART_CR2_CPOL USART_CR2_CPOL_Msk
15220#define USART_CR2_CLKEN_Pos (11U)
15221#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
15222#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk
15223#define USART_CR2_STOP_Pos (12U)
15224#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
15225#define USART_CR2_STOP USART_CR2_STOP_Msk
15226#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
15227#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
15228#define USART_CR2_LINEN_Pos (14U)
15229#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
15230#define USART_CR2_LINEN USART_CR2_LINEN_Msk
15231#define USART_CR2_SWAP_Pos (15U)
15232#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)
15233#define USART_CR2_SWAP USART_CR2_SWAP_Msk
15234#define USART_CR2_RXINV_Pos (16U)
15235#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)
15236#define USART_CR2_RXINV USART_CR2_RXINV_Msk
15237#define USART_CR2_TXINV_Pos (17U)
15238#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)
15239#define USART_CR2_TXINV USART_CR2_TXINV_Msk
15240#define USART_CR2_DATAINV_Pos (18U)
15241#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)
15242#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk
15243#define USART_CR2_MSBFIRST_Pos (19U)
15244#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)
15245#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk
15246#define USART_CR2_ABREN_Pos (20U)
15247#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)
15248#define USART_CR2_ABREN USART_CR2_ABREN_Msk
15249#define USART_CR2_ABRMODE_Pos (21U)
15250#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)
15251#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk
15252#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)
15253#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)
15254#define USART_CR2_RTOEN_Pos (23U)
15255#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)
15256#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk
15257#define USART_CR2_ADD_Pos (24U)
15258#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)
15259#define USART_CR2_ADD USART_CR2_ADD_Msk
15261/****************** Bit definition for USART_CR3 register *******************/
15262#define USART_CR3_EIE_Pos (0U)
15263#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
15264#define USART_CR3_EIE USART_CR3_EIE_Msk
15265#define USART_CR3_IREN_Pos (1U)
15266#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
15267#define USART_CR3_IREN USART_CR3_IREN_Msk
15268#define USART_CR3_IRLP_Pos (2U)
15269#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
15270#define USART_CR3_IRLP USART_CR3_IRLP_Msk
15271#define USART_CR3_HDSEL_Pos (3U)
15272#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
15273#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk
15274#define USART_CR3_NACK_Pos (4U)
15275#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
15276#define USART_CR3_NACK USART_CR3_NACK_Msk
15277#define USART_CR3_SCEN_Pos (5U)
15278#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
15279#define USART_CR3_SCEN USART_CR3_SCEN_Msk
15280#define USART_CR3_DMAR_Pos (6U)
15281#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
15282#define USART_CR3_DMAR USART_CR3_DMAR_Msk
15283#define USART_CR3_DMAT_Pos (7U)
15284#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
15285#define USART_CR3_DMAT USART_CR3_DMAT_Msk
15286#define USART_CR3_RTSE_Pos (8U)
15287#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
15288#define USART_CR3_RTSE USART_CR3_RTSE_Msk
15289#define USART_CR3_CTSE_Pos (9U)
15290#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
15291#define USART_CR3_CTSE USART_CR3_CTSE_Msk
15292#define USART_CR3_CTSIE_Pos (10U)
15293#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
15294#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk
15295#define USART_CR3_ONEBIT_Pos (11U)
15296#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
15297#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
15298#define USART_CR3_OVRDIS_Pos (12U)
15299#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)
15300#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk
15301#define USART_CR3_DDRE_Pos (13U)
15302#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)
15303#define USART_CR3_DDRE USART_CR3_DDRE_Msk
15304#define USART_CR3_DEM_Pos (14U)
15305#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)
15306#define USART_CR3_DEM USART_CR3_DEM_Msk
15307#define USART_CR3_DEP_Pos (15U)
15308#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)
15309#define USART_CR3_DEP USART_CR3_DEP_Msk
15310#define USART_CR3_SCARCNT_Pos (17U)
15311#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)
15312#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk
15313#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)
15314#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)
15315#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)
15316#define USART_CR3_WUS_Pos (20U)
15317#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)
15318#define USART_CR3_WUS USART_CR3_WUS_Msk
15319#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)
15320#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)
15321#define USART_CR3_WUFIE_Pos (22U)
15322#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)
15323#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk
15324#define USART_CR3_UCESM_Pos (23U)
15325#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)
15326#define USART_CR3_UCESM USART_CR3_UCESM_Msk
15328/****************** Bit definition for USART_BRR register *******************/
15329#define USART_BRR_DIV_FRACTION_Pos (0U)
15330#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)
15331#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk
15332#define USART_BRR_DIV_MANTISSA_Pos (4U)
15333#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
15334#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk
15336/****************** Bit definition for USART_GTPR register ******************/
15337#define USART_GTPR_PSC_Pos (0U)
15338#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
15339#define USART_GTPR_PSC USART_GTPR_PSC_Msk
15340#define USART_GTPR_GT_Pos (8U)
15341#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
15342#define USART_GTPR_GT USART_GTPR_GT_Msk
15345/******************* Bit definition for USART_RTOR register *****************/
15346#define USART_RTOR_RTO_Pos (0U)
15347#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)
15348#define USART_RTOR_RTO USART_RTOR_RTO_Msk
15349#define USART_RTOR_BLEN_Pos (24U)
15350#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)
15351#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk
15353/******************* Bit definition for USART_RQR register ******************/
15354#define USART_RQR_ABRRQ_Pos (0U)
15355#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)
15356#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk
15357#define USART_RQR_SBKRQ_Pos (1U)
15358#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)
15359#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk
15360#define USART_RQR_MMRQ_Pos (2U)
15361#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)
15362#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk
15363#define USART_RQR_RXFRQ_Pos (3U)
15364#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)
15365#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk
15366#define USART_RQR_TXFRQ_Pos (4U)
15367#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)
15368#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk
15370/******************* Bit definition for USART_ISR register ******************/
15371#define USART_ISR_PE_Pos (0U)
15372#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)
15373#define USART_ISR_PE USART_ISR_PE_Msk
15374#define USART_ISR_FE_Pos (1U)
15375#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)
15376#define USART_ISR_FE USART_ISR_FE_Msk
15377#define USART_ISR_NE_Pos (2U)
15378#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)
15379#define USART_ISR_NE USART_ISR_NE_Msk
15380#define USART_ISR_ORE_Pos (3U)
15381#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)
15382#define USART_ISR_ORE USART_ISR_ORE_Msk
15383#define USART_ISR_IDLE_Pos (4U)
15384#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)
15385#define USART_ISR_IDLE USART_ISR_IDLE_Msk
15386#define USART_ISR_RXNE_Pos (5U)
15387#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)
15388#define USART_ISR_RXNE USART_ISR_RXNE_Msk
15389#define USART_ISR_TC_Pos (6U)
15390#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)
15391#define USART_ISR_TC USART_ISR_TC_Msk
15392#define USART_ISR_TXE_Pos (7U)
15393#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)
15394#define USART_ISR_TXE USART_ISR_TXE_Msk
15395#define USART_ISR_LBDF_Pos (8U)
15396#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)
15397#define USART_ISR_LBDF USART_ISR_LBDF_Msk
15398#define USART_ISR_CTSIF_Pos (9U)
15399#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)
15400#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk
15401#define USART_ISR_CTS_Pos (10U)
15402#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)
15403#define USART_ISR_CTS USART_ISR_CTS_Msk
15404#define USART_ISR_RTOF_Pos (11U)
15405#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)
15406#define USART_ISR_RTOF USART_ISR_RTOF_Msk
15407#define USART_ISR_EOBF_Pos (12U)
15408#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)
15409#define USART_ISR_EOBF USART_ISR_EOBF_Msk
15410#define USART_ISR_ABRE_Pos (14U)
15411#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)
15412#define USART_ISR_ABRE USART_ISR_ABRE_Msk
15413#define USART_ISR_ABRF_Pos (15U)
15414#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)
15415#define USART_ISR_ABRF USART_ISR_ABRF_Msk
15416#define USART_ISR_BUSY_Pos (16U)
15417#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)
15418#define USART_ISR_BUSY USART_ISR_BUSY_Msk
15419#define USART_ISR_CMF_Pos (17U)
15420#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)
15421#define USART_ISR_CMF USART_ISR_CMF_Msk
15422#define USART_ISR_SBKF_Pos (18U)
15423#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)
15424#define USART_ISR_SBKF USART_ISR_SBKF_Msk
15425#define USART_ISR_RWU_Pos (19U)
15426#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)
15427#define USART_ISR_RWU USART_ISR_RWU_Msk
15428#define USART_ISR_WUF_Pos (20U)
15429#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)
15430#define USART_ISR_WUF USART_ISR_WUF_Msk
15431#define USART_ISR_TEACK_Pos (21U)
15432#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)
15433#define USART_ISR_TEACK USART_ISR_TEACK_Msk
15434#define USART_ISR_REACK_Pos (22U)
15435#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)
15436#define USART_ISR_REACK USART_ISR_REACK_Msk
15438/******************* Bit definition for USART_ICR register ******************/
15439#define USART_ICR_PECF_Pos (0U)
15440#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)
15441#define USART_ICR_PECF USART_ICR_PECF_Msk
15442#define USART_ICR_FECF_Pos (1U)
15443#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)
15444#define USART_ICR_FECF USART_ICR_FECF_Msk
15445#define USART_ICR_NCF_Pos (2U)
15446#define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)
15447#define USART_ICR_NCF USART_ICR_NCF_Msk
15448#define USART_ICR_ORECF_Pos (3U)
15449#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)
15450#define USART_ICR_ORECF USART_ICR_ORECF_Msk
15451#define USART_ICR_IDLECF_Pos (4U)
15452#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)
15453#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk
15454#define USART_ICR_TCCF_Pos (6U)
15455#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)
15456#define USART_ICR_TCCF USART_ICR_TCCF_Msk
15457#define USART_ICR_LBDCF_Pos (8U)
15458#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)
15459#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk
15460#define USART_ICR_CTSCF_Pos (9U)
15461#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)
15462#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk
15463#define USART_ICR_RTOCF_Pos (11U)
15464#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)
15465#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk
15466#define USART_ICR_EOBCF_Pos (12U)
15467#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)
15468#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk
15469#define USART_ICR_CMCF_Pos (17U)
15470#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)
15471#define USART_ICR_CMCF USART_ICR_CMCF_Msk
15472#define USART_ICR_WUCF_Pos (20U)
15473#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)
15474#define USART_ICR_WUCF USART_ICR_WUCF_Msk
15476/******************* Bit definition for USART_RDR register ******************/
15477#define USART_RDR_RDR_Pos (0U)
15478#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)
15479#define USART_RDR_RDR USART_RDR_RDR_Msk
15481/******************* Bit definition for USART_TDR register ******************/
15482#define USART_TDR_TDR_Pos (0U)
15483#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)
15484#define USART_TDR_TDR USART_TDR_TDR_Msk
15486/******************************************************************************/
15487/* */
15488/* Window WATCHDOG */
15489/* */
15490/******************************************************************************/
15491/******************* Bit definition for WWDG_CR register ********************/
15492#define WWDG_CR_T_Pos (0U)
15493#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
15494#define WWDG_CR_T WWDG_CR_T_Msk
15495#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
15496#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
15497#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
15498#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
15499#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
15500#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
15501#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
15504#define WWDG_CR_WDGA_Pos (7U)
15505#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
15506#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk
15508/******************* Bit definition for WWDG_CFR register *******************/
15509#define WWDG_CFR_W_Pos (0U)
15510#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
15511#define WWDG_CFR_W WWDG_CFR_W_Msk
15512#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
15513#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
15514#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
15515#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
15516#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
15517#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
15518#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
15521#define WWDG_CFR_WDGTB_Pos (7U)
15522#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
15523#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
15524#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
15525#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
15528#define WWDG_CFR_EWI_Pos (9U)
15529#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
15530#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk
15532/******************* Bit definition for WWDG_SR register ********************/
15533#define WWDG_SR_EWIF_Pos (0U)
15534#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
15535#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk
15537/******************************************************************************/
15538/* */
15539/* DBG */
15540/* */
15541/******************************************************************************/
15542/******************** Bit definition for DBGMCU_IDCODE register *************/
15543#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
15544#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
15545#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
15546#define DBGMCU_IDCODE_REV_ID_Pos (16U)
15547#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
15548#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
15549
15550/******************** Bit definition for DBGMCU_CR register *****************/
15551#define DBGMCU_CR_DBG_SLEEP_Pos (0U)
15552#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
15553#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
15554#define DBGMCU_CR_DBG_STOP_Pos (1U)
15555#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
15556#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
15557#define DBGMCU_CR_DBG_STANDBY_Pos (2U)
15558#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
15559#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
15560#define DBGMCU_CR_TRACE_IOEN_Pos (5U)
15561#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
15562#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
15563
15564#define DBGMCU_CR_TRACE_MODE_Pos (6U)
15565#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
15566#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
15567#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
15568#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
15570/******************** Bit definition for DBGMCU_APB1_FZ register ************/
15571#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
15572#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)
15573#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
15574#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
15575#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)
15576#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
15577#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
15578#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)
15579#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
15580#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
15581#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)
15582#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
15583#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
15584#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)
15585#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
15586#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
15587#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)
15588#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
15589#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
15590#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)
15591#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
15592#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
15593#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)
15594#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
15595#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
15596#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)
15597#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
15598#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos (9U)
15599#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)
15600#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk
15601#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
15602#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)
15603#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
15604#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
15605#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)
15606#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
15607#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
15608#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)
15609#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
15610#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (13U)
15611#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)
15612#define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk
15613#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
15614#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)
15615#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
15616#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
15617#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)
15618#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
15619#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
15620#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)
15621#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
15622#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
15623#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)
15624#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
15625#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
15626#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)
15627#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
15628#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
15629#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)
15630#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
15631
15632/******************** Bit definition for DBGMCU_APB2_FZ register ************/
15633#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
15634#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)
15635#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
15636#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
15637#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)
15638#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
15639#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
15640#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)
15641#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
15642#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
15643#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)
15644#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
15645#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
15646#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)
15647#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
15648
15649/******************************************************************************/
15650/* */
15651/* Ethernet MAC Registers bits definitions */
15652/* */
15653/******************************************************************************/
15654/* Bit definition for Ethernet MAC Control Register register */
15655#define ETH_MACCR_WD_Pos (23U)
15656#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)
15657#define ETH_MACCR_WD ETH_MACCR_WD_Msk /* Watchdog disable */
15658#define ETH_MACCR_JD_Pos (22U)
15659#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)
15660#define ETH_MACCR_JD ETH_MACCR_JD_Msk /* Jabber disable */
15661#define ETH_MACCR_IFG_Pos (17U)
15662#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)
15663#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk /* Inter-frame gap */
15664#define ETH_MACCR_IFG_96Bit 0x00000000U /* Minimum IFG between frames during transmission is 96Bit */
15665#define ETH_MACCR_IFG_88Bit 0x00020000U /* Minimum IFG between frames during transmission is 88Bit */
15666#define ETH_MACCR_IFG_80Bit 0x00040000U /* Minimum IFG between frames during transmission is 80Bit */
15667#define ETH_MACCR_IFG_72Bit 0x00060000U /* Minimum IFG between frames during transmission is 72Bit */
15668#define ETH_MACCR_IFG_64Bit 0x00080000U /* Minimum IFG between frames during transmission is 64Bit */
15669#define ETH_MACCR_IFG_56Bit 0x000A0000U /* Minimum IFG between frames during transmission is 56Bit */
15670#define ETH_MACCR_IFG_48Bit 0x000C0000U /* Minimum IFG between frames during transmission is 48Bit */
15671#define ETH_MACCR_IFG_40Bit 0x000E0000U /* Minimum IFG between frames during transmission is 40Bit */
15672#define ETH_MACCR_CSD_Pos (16U)
15673#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)
15674#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk /* Carrier sense disable (during transmission) */
15675#define ETH_MACCR_FES_Pos (14U)
15676#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)
15677#define ETH_MACCR_FES ETH_MACCR_FES_Msk /* Fast ethernet speed */
15678#define ETH_MACCR_ROD_Pos (13U)
15679#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)
15680#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk /* Receive own disable */
15681#define ETH_MACCR_LM_Pos (12U)
15682#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)
15683#define ETH_MACCR_LM ETH_MACCR_LM_Msk /* loopback mode */
15684#define ETH_MACCR_DM_Pos (11U)
15685#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)
15686#define ETH_MACCR_DM ETH_MACCR_DM_Msk /* Duplex mode */
15687#define ETH_MACCR_IPCO_Pos (10U)
15688#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)
15689#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk /* IP Checksum offload */
15690#define ETH_MACCR_RD_Pos (9U)
15691#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)
15692#define ETH_MACCR_RD ETH_MACCR_RD_Msk /* Retry disable */
15693#define ETH_MACCR_APCS_Pos (7U)
15694#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)
15695#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk /* Automatic Pad/CRC stripping */
15696#define ETH_MACCR_BL_Pos (5U)
15697#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)
15698#define ETH_MACCR_BL ETH_MACCR_BL_Msk /* Back-off limit: random integer number (r) of slot time delays before rescheduling
15699 a transmission attempt during retries after a collision: 0 =< r <2^k */
15700#define ETH_MACCR_BL_10 0x00000000U /* k = min (n, 10) */
15701#define ETH_MACCR_BL_8 0x00000020U /* k = min (n, 8) */
15702#define ETH_MACCR_BL_4 0x00000040U /* k = min (n, 4) */
15703#define ETH_MACCR_BL_1 0x00000060U /* k = min (n, 1) */
15704#define ETH_MACCR_DC_Pos (4U)
15705#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)
15706#define ETH_MACCR_DC ETH_MACCR_DC_Msk /* Defferal check */
15707#define ETH_MACCR_TE_Pos (3U)
15708#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)
15709#define ETH_MACCR_TE ETH_MACCR_TE_Msk /* Transmitter enable */
15710#define ETH_MACCR_RE_Pos (2U)
15711#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)
15712#define ETH_MACCR_RE ETH_MACCR_RE_Msk /* Receiver enable */
15713
15714/* Bit definition for Ethernet MAC Frame Filter Register */
15715#define ETH_MACFFR_RA_Pos (31U)
15716#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)
15717#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk /* Receive all */
15718#define ETH_MACFFR_HPF_Pos (10U)
15719#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)
15720#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk /* Hash or perfect filter */
15721#define ETH_MACFFR_SAF_Pos (9U)
15722#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)
15723#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk /* Source address filter enable */
15724#define ETH_MACFFR_SAIF_Pos (8U)
15725#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)
15726#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk /* SA inverse filtering */
15727#define ETH_MACFFR_PCF_Pos (6U)
15728#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)
15729#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk /* Pass control frames: 3 cases */
15730#define ETH_MACFFR_PCF_BlockAll_Pos (6U)
15731#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)
15732#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk /* MAC filters all control frames from reaching the application */
15733#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)
15734#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)
15735#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk /* MAC forwards all control frames to application even if they fail the Address Filter */
15736#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)
15737#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)
15738#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk /* MAC forwards control frames that pass the Address Filter. */
15739#define ETH_MACFFR_BFD_Pos (5U)
15740#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)
15741#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk /* Broadcast frame disable */
15742#define ETH_MACFFR_PAM_Pos (4U)
15743#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)
15744#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk /* Pass all mutlicast */
15745#define ETH_MACFFR_DAIF_Pos (3U)
15746#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)
15747#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk /* DA Inverse filtering */
15748#define ETH_MACFFR_HM_Pos (2U)
15749#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)
15750#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk /* Hash multicast */
15751#define ETH_MACFFR_HU_Pos (1U)
15752#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)
15753#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk /* Hash unicast */
15754#define ETH_MACFFR_PM_Pos (0U)
15755#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)
15756#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk /* Promiscuous mode */
15757
15758/* Bit definition for Ethernet MAC Hash Table High Register */
15759#define ETH_MACHTHR_HTH_Pos (0U)
15760#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)
15761#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk /* Hash table high */
15762
15763/* Bit definition for Ethernet MAC Hash Table Low Register */
15764#define ETH_MACHTLR_HTL_Pos (0U)
15765#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)
15766#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk /* Hash table low */
15767
15768/* Bit definition for Ethernet MAC MII Address Register */
15769#define ETH_MACMIIAR_PA_Pos (11U)
15770#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)
15771#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk /* Physical layer address */
15772#define ETH_MACMIIAR_MR_Pos (6U)
15773#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)
15774#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk /* MII register in the selected PHY */
15775#define ETH_MACMIIAR_CR_Pos (2U)
15776#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)
15777#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk /* CR clock range: 6 cases */
15778#define ETH_MACMIIAR_CR_Div42 0x00000000U /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
15779#define ETH_MACMIIAR_CR_Div62_Pos (2U)
15780#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)
15781#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
15782#define ETH_MACMIIAR_CR_Div16_Pos (3U)
15783#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)
15784#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
15785#define ETH_MACMIIAR_CR_Div26_Pos (2U)
15786#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)
15787#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
15788#define ETH_MACMIIAR_CR_Div102_Pos (4U)
15789#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)
15790#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
15791#define ETH_MACMIIAR_MW_Pos (1U)
15792#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)
15793#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk /* MII write */
15794#define ETH_MACMIIAR_MB_Pos (0U)
15795#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)
15796#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk /* MII busy */
15797
15798/* Bit definition for Ethernet MAC MII Data Register */
15799#define ETH_MACMIIDR_MD_Pos (0U)
15800#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)
15801#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk /* MII data: read/write data from/to PHY */
15802
15803/* Bit definition for Ethernet MAC Flow Control Register */
15804#define ETH_MACFCR_PT_Pos (16U)
15805#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)
15806#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk /* Pause time */
15807#define ETH_MACFCR_ZQPD_Pos (7U)
15808#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)
15809#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk /* Zero-quanta pause disable */
15810#define ETH_MACFCR_PLT_Pos (4U)
15811#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)
15812#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk /* Pause low threshold: 4 cases */
15813#define ETH_MACFCR_PLT_Minus4 0x00000000U /* Pause time minus 4 slot times */
15814#define ETH_MACFCR_PLT_Minus28_Pos (4U)
15815#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)
15816#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk /* Pause time minus 28 slot times */
15817#define ETH_MACFCR_PLT_Minus144_Pos (5U)
15818#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)
15819#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk /* Pause time minus 144 slot times */
15820#define ETH_MACFCR_PLT_Minus256_Pos (4U)
15821#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)
15822#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk /* Pause time minus 256 slot times */
15823#define ETH_MACFCR_UPFD_Pos (3U)
15824#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)
15825#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk /* Unicast pause frame detect */
15826#define ETH_MACFCR_RFCE_Pos (2U)
15827#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)
15828#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk /* Receive flow control enable */
15829#define ETH_MACFCR_TFCE_Pos (1U)
15830#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)
15831#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk /* Transmit flow control enable */
15832#define ETH_MACFCR_FCBBPA_Pos (0U)
15833#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)
15834#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk /* Flow control busy/backpressure activate */
15835
15836/* Bit definition for Ethernet MAC VLAN Tag Register */
15837#define ETH_MACVLANTR_VLANTC_Pos (16U)
15838#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)
15839#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk /* 12-bit VLAN tag comparison */
15840#define ETH_MACVLANTR_VLANTI_Pos (0U)
15841#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)
15842#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk /* VLAN tag identifier (for receive frames) */
15843
15844/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
15845#define ETH_MACRWUFFR_D_Pos (0U)
15846#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)
15847#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk /* Wake-up frame filter register data */
15848/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
15849 Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
15850/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
15851 Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
15852 Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
15853 Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
15854 Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
15855 RSVD - Filter1 Command - RSVD - Filter0 Command
15856 Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
15857 Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
15858 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
15859
15860/* Bit definition for Ethernet MAC PMT Control and Status Register */
15861#define ETH_MACPMTCSR_WFFRPR_Pos (31U)
15862#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)
15863#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk /* Wake-Up Frame Filter Register Pointer Reset */
15864#define ETH_MACPMTCSR_GU_Pos (9U)
15865#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)
15866#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk /* Global Unicast */
15867#define ETH_MACPMTCSR_WFR_Pos (6U)
15868#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)
15869#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk /* Wake-Up Frame Received */
15870#define ETH_MACPMTCSR_MPR_Pos (5U)
15871#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)
15872#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk /* Magic Packet Received */
15873#define ETH_MACPMTCSR_WFE_Pos (2U)
15874#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)
15875#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk /* Wake-Up Frame Enable */
15876#define ETH_MACPMTCSR_MPE_Pos (1U)
15877#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)
15878#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk /* Magic Packet Enable */
15879#define ETH_MACPMTCSR_PD_Pos (0U)
15880#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)
15881#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk /* Power Down */
15882
15883/* Bit definition for Ethernet MAC debug Register */
15884#define ETH_MACDBGR_TFF_Pos (25U)
15885#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)
15886#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk /* Tx FIFO full */
15887#define ETH_MACDBGR_TFNE_Pos (24U)
15888#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)
15889#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk /* Tx FIFO not empty */
15890#define ETH_MACDBGR_TPWA_Pos (22U)
15891#define ETH_MACDBGR_TPWA_Msk (0x1UL << ETH_MACDBGR_TPWA_Pos)
15892#define ETH_MACDBGR_TPWA ETH_MACDBGR_TPWA_Msk /* Tx FIFO write active */
15893#define ETH_MACDBGR_TFRS_Pos (20U)
15894#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)
15895#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk /* Tx FIFO read status mask */
15896#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)
15897#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)
15898#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk /* Writing the received TxStatus or flushing the TxFIFO */
15899#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)
15900#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)
15901#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk /* Waiting for TxStatus from MAC transmitter */
15902#define ETH_MACDBGR_TFRS_READ_Pos (20U)
15903#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)
15904#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk /* Read state (transferring data to the MAC transmitter) */
15905#define ETH_MACDBGR_TFRS_IDLE 0x00000000U /* Idle state */
15906#define ETH_MACDBGR_MTP_Pos (19U)
15907#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)
15908#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk /* MAC transmitter in pause */
15909#define ETH_MACDBGR_MTFCS_Pos (17U)
15910#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)
15911#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk /* MAC transmit frame controller status mask */
15912#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)
15913#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)
15914#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk /* Transferring input frame for transmission */
15915#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)
15916#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)
15917#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk /* Generating and transmitting a Pause control frame (in full duplex mode) */
15918#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)
15919#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)
15920#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk /* Waiting for Status of previous frame or IFG/backoff period to be over */
15921#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U /* Idle */
15922#define ETH_MACDBGR_MMTEA_Pos (16U)
15923#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)
15924#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk /* MAC MII transmit engine active */
15925#define ETH_MACDBGR_RFFL_Pos (8U)
15926#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)
15927#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk /* Rx FIFO fill level mask */
15928#define ETH_MACDBGR_RFFL_FULL_Pos (8U)
15929#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)
15930#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk /* RxFIFO full */
15931#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)
15932#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)
15933#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk /* RxFIFO fill-level above flow-control activate threshold */
15934#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)
15935#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)
15936#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk /* RxFIFO fill-level below flow-control de-activate threshold */
15937#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U /* RxFIFO empty */
15938#define ETH_MACDBGR_RFRCS_Pos (5U)
15939#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)
15940#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk /* Rx FIFO read controller status mask */
15941#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)
15942#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)
15943#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk /* Flushing the frame data and status */
15944#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)
15945#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)
15946#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk /* Reading frame status (or time-stamp) */
15947#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)
15948#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)
15949#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk /* Reading frame data */
15950#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U /* IDLE state */
15951#define ETH_MACDBGR_RFWRA_Pos (4U)
15952#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)
15953#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk /* Rx FIFO write controller active */
15954#define ETH_MACDBGR_MSFRWCS_Pos (1U)
15955#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)
15956#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk /* MAC small FIFO read / write controllers status mask */
15957#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)
15958#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)
15959#define ETH_MACDBGR_MMRPEA_Pos (0U)
15960#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)
15961#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk /* MAC MII receive protocol engine active */
15962
15963/* Bit definition for Ethernet MAC Status Register */
15964#define ETH_MACSR_TSTS_Pos (9U)
15965#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)
15966#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk /* Time stamp trigger status */
15967#define ETH_MACSR_MMCTS_Pos (6U)
15968#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)
15969#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk /* MMC transmit status */
15970#define ETH_MACSR_MMMCRS_Pos (5U)
15971#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)
15972#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk /* MMC receive status */
15973#define ETH_MACSR_MMCS_Pos (4U)
15974#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)
15975#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk /* MMC status */
15976#define ETH_MACSR_PMTS_Pos (3U)
15977#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)
15978#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk /* PMT status */
15979
15980/* Bit definition for Ethernet MAC Interrupt Mask Register */
15981#define ETH_MACIMR_TSTIM_Pos (9U)
15982#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)
15983#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk /* Time stamp trigger interrupt mask */
15984#define ETH_MACIMR_PMTIM_Pos (3U)
15985#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)
15986#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk /* PMT interrupt mask */
15987
15988/* Bit definition for Ethernet MAC Address0 High Register */
15989#define ETH_MACA0HR_MACA0H_Pos (0U)
15990#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)
15991#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk /* MAC address0 high */
15992
15993/* Bit definition for Ethernet MAC Address0 Low Register */
15994#define ETH_MACA0LR_MACA0L_Pos (0U)
15995#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)
15996#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk /* MAC address0 low */
15997
15998/* Bit definition for Ethernet MAC Address1 High Register */
15999#define ETH_MACA1HR_AE_Pos (31U)
16000#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)
16001#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk /* Address enable */
16002#define ETH_MACA1HR_SA_Pos (30U)
16003#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)
16004#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk /* Source address */
16005#define ETH_MACA1HR_MBC_Pos (24U)
16006#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)
16007#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
16008#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
16009#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
16010#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
16011#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
16012#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
16013#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [7:0] */
16014#define ETH_MACA1HR_MACA1H_Pos (0U)
16015#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)
16016#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk /* MAC address1 high */
16017
16018/* Bit definition for Ethernet MAC Address1 Low Register */
16019#define ETH_MACA1LR_MACA1L_Pos (0U)
16020#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)
16021#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk /* MAC address1 low */
16022
16023/* Bit definition for Ethernet MAC Address2 High Register */
16024#define ETH_MACA2HR_AE_Pos (31U)
16025#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)
16026#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk /* Address enable */
16027#define ETH_MACA2HR_SA_Pos (30U)
16028#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)
16029#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk /* Source address */
16030#define ETH_MACA2HR_MBC_Pos (24U)
16031#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)
16032#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk /* Mask byte control */
16033#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
16034#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
16035#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
16036#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
16037#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
16038#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [70] */
16039#define ETH_MACA2HR_MACA2H_Pos (0U)
16040#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)
16041#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk /* MAC address1 high */
16042
16043/* Bit definition for Ethernet MAC Address2 Low Register */
16044#define ETH_MACA2LR_MACA2L_Pos (0U)
16045#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)
16046#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk /* MAC address2 low */
16047
16048/* Bit definition for Ethernet MAC Address3 High Register */
16049#define ETH_MACA3HR_AE_Pos (31U)
16050#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)
16051#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk /* Address enable */
16052#define ETH_MACA3HR_SA_Pos (30U)
16053#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)
16054#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk /* Source address */
16055#define ETH_MACA3HR_MBC_Pos (24U)
16056#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)
16057#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk /* Mask byte control */
16058#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U /* Mask MAC Address high reg bits [15:8] */
16059#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U /* Mask MAC Address high reg bits [7:0] */
16060#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U /* Mask MAC Address low reg bits [31:24] */
16061#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U /* Mask MAC Address low reg bits [23:16] */
16062#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U /* Mask MAC Address low reg bits [15:8] */
16063#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U /* Mask MAC Address low reg bits [70] */
16064#define ETH_MACA3HR_MACA3H_Pos (0U)
16065#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)
16066#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk /* MAC address3 high */
16067
16068/* Bit definition for Ethernet MAC Address3 Low Register */
16069#define ETH_MACA3LR_MACA3L_Pos (0U)
16070#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)
16071#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk /* MAC address3 low */
16072
16073/******************************************************************************/
16074/* Ethernet MMC Registers bits definition */
16075/******************************************************************************/
16076
16077/* Bit definition for Ethernet MMC Contol Register */
16078#define ETH_MMCCR_MCFHP_Pos (5U)
16079#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)
16080#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk /* MMC counter Full-Half preset */
16081#define ETH_MMCCR_MCP_Pos (4U)
16082#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)
16083#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk /* MMC counter preset */
16084#define ETH_MMCCR_MCF_Pos (3U)
16085#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)
16086#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk /* MMC Counter Freeze */
16087#define ETH_MMCCR_ROR_Pos (2U)
16088#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)
16089#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk /* Reset on Read */
16090#define ETH_MMCCR_CSR_Pos (1U)
16091#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)
16092#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk /* Counter Stop Rollover */
16093#define ETH_MMCCR_CR_Pos (0U)
16094#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)
16095#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk /* Counters Reset */
16096
16097/* Bit definition for Ethernet MMC Receive Interrupt Register */
16098#define ETH_MMCRIR_RGUFS_Pos (17U)
16099#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)
16100#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk /* Set when Rx good unicast frames counter reaches half the maximum value */
16101#define ETH_MMCRIR_RFAES_Pos (6U)
16102#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)
16103#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk /* Set when Rx alignment error counter reaches half the maximum value */
16104#define ETH_MMCRIR_RFCES_Pos (5U)
16105#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)
16106#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk /* Set when Rx crc error counter reaches half the maximum value */
16107
16108/* Bit definition for Ethernet MMC Transmit Interrupt Register */
16109#define ETH_MMCTIR_TGFS_Pos (21U)
16110#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)
16111#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk /* Set when Tx good frame count counter reaches half the maximum value */
16112#define ETH_MMCTIR_TGFMSCS_Pos (15U)
16113#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)
16114#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk /* Set when Tx good multi col counter reaches half the maximum value */
16115#define ETH_MMCTIR_TGFSCS_Pos (14U)
16116#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)
16117#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk /* Set when Tx good single col counter reaches half the maximum value */
16118
16119/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
16120#define ETH_MMCRIMR_RGUFM_Pos (17U)
16121#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)
16122#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
16123#define ETH_MMCRIMR_RFAEM_Pos (6U)
16124#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)
16125#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
16126#define ETH_MMCRIMR_RFCEM_Pos (5U)
16127#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)
16128#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
16129
16130/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
16131#define ETH_MMCTIMR_TGFM_Pos (21U)
16132#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)
16133#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
16134#define ETH_MMCTIMR_TGFMSCM_Pos (15U)
16135#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)
16136#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
16137#define ETH_MMCTIMR_TGFSCM_Pos (14U)
16138#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)
16139#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
16140
16141/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
16142#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)
16143#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)
16144#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
16145
16146/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
16147#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)
16148#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)
16149#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
16150
16151/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
16152#define ETH_MMCTGFCR_TGFC_Pos (0U)
16153#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)
16154#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk /* Number of good frames transmitted. */
16155
16156/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
16157#define ETH_MMCRFCECR_RFCEC_Pos (0U)
16158#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)
16159#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk /* Number of frames received with CRC error. */
16160
16161/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
16162#define ETH_MMCRFAECR_RFAEC_Pos (0U)
16163#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)
16164#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk /* Number of frames received with alignment (dribble) error */
16165
16166/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
16167#define ETH_MMCRGUFCR_RGUFC_Pos (0U)
16168#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)
16169#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk /* Number of good unicast frames received. */
16170
16171/******************************************************************************/
16172/* Ethernet PTP Registers bits definition */
16173/******************************************************************************/
16174
16175/* Bit definition for Ethernet PTP Time Stamp Contol Register */
16176#define ETH_PTPTSCR_TSCNT_Pos (16U)
16177#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)
16178#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk /* Time stamp clock node type */
16179#define ETH_PTPTSSR_TSSMRME_Pos (15U)
16180#define ETH_PTPTSSR_TSSMRME_Msk (0x1UL << ETH_PTPTSSR_TSSMRME_Pos)
16181#define ETH_PTPTSSR_TSSMRME ETH_PTPTSSR_TSSMRME_Msk /* Time stamp snapshot for message relevant to master enable */
16182#define ETH_PTPTSSR_TSSEME_Pos (14U)
16183#define ETH_PTPTSSR_TSSEME_Msk (0x1UL << ETH_PTPTSSR_TSSEME_Pos)
16184#define ETH_PTPTSSR_TSSEME ETH_PTPTSSR_TSSEME_Msk /* Time stamp snapshot for event message enable */
16185#define ETH_PTPTSSR_TSSIPV4FE_Pos (13U)
16186#define ETH_PTPTSSR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSSR_TSSIPV4FE_Pos)
16187#define ETH_PTPTSSR_TSSIPV4FE ETH_PTPTSSR_TSSIPV4FE_Msk /* Time stamp snapshot for IPv4 frames enable */
16188#define ETH_PTPTSSR_TSSIPV6FE_Pos (12U)
16189#define ETH_PTPTSSR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSSR_TSSIPV6FE_Pos)
16190#define ETH_PTPTSSR_TSSIPV6FE ETH_PTPTSSR_TSSIPV6FE_Msk /* Time stamp snapshot for IPv6 frames enable */
16191#define ETH_PTPTSSR_TSSPTPOEFE_Pos (11U)
16192#define ETH_PTPTSSR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSSR_TSSPTPOEFE_Pos)
16193#define ETH_PTPTSSR_TSSPTPOEFE ETH_PTPTSSR_TSSPTPOEFE_Msk /* Time stamp snapshot for PTP over ethernet frames enable */
16194#define ETH_PTPTSSR_TSPTPPSV2E_Pos (10U)
16195#define ETH_PTPTSSR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSSR_TSPTPPSV2E_Pos)
16196#define ETH_PTPTSSR_TSPTPPSV2E ETH_PTPTSSR_TSPTPPSV2E_Msk /* Time stamp PTP packet snooping for version2 format enable */
16197#define ETH_PTPTSSR_TSSSR_Pos (9U)
16198#define ETH_PTPTSSR_TSSSR_Msk (0x1UL << ETH_PTPTSSR_TSSSR_Pos)
16199#define ETH_PTPTSSR_TSSSR ETH_PTPTSSR_TSSSR_Msk /* Time stamp Sub-seconds rollover */
16200#define ETH_PTPTSSR_TSSARFE_Pos (8U)
16201#define ETH_PTPTSSR_TSSARFE_Msk (0x1UL << ETH_PTPTSSR_TSSARFE_Pos)
16202#define ETH_PTPTSSR_TSSARFE ETH_PTPTSSR_TSSARFE_Msk /* Time stamp snapshot for all received frames enable */
16203
16204#define ETH_PTPTSCR_TSARU_Pos (5U)
16205#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)
16206#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk /* Addend register update */
16207#define ETH_PTPTSCR_TSITE_Pos (4U)
16208#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)
16209#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk /* Time stamp interrupt trigger enable */
16210#define ETH_PTPTSCR_TSSTU_Pos (3U)
16211#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)
16212#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk /* Time stamp update */
16213#define ETH_PTPTSCR_TSSTI_Pos (2U)
16214#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)
16215#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk /* Time stamp initialize */
16216#define ETH_PTPTSCR_TSFCU_Pos (1U)
16217#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)
16218#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk /* Time stamp fine or coarse update */
16219#define ETH_PTPTSCR_TSE_Pos (0U)
16220#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)
16221#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk /* Time stamp enable */
16222
16223/* Bit definition for Ethernet PTP Sub-Second Increment Register */
16224#define ETH_PTPSSIR_STSSI_Pos (0U)
16225#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)
16226#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk /* System time Sub-second increment value */
16227
16228/* Bit definition for Ethernet PTP Time Stamp High Register */
16229#define ETH_PTPTSHR_STS_Pos (0U)
16230#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)
16231#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk /* System Time second */
16232
16233/* Bit definition for Ethernet PTP Time Stamp Low Register */
16234#define ETH_PTPTSLR_STPNS_Pos (31U)
16235#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)
16236#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk /* System Time Positive or negative time */
16237#define ETH_PTPTSLR_STSS_Pos (0U)
16238#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)
16239#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk /* System Time sub-seconds */
16240
16241/* Bit definition for Ethernet PTP Time Stamp High Update Register */
16242#define ETH_PTPTSHUR_TSUS_Pos (0U)
16243#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)
16244#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk /* Time stamp update seconds */
16245
16246/* Bit definition for Ethernet PTP Time Stamp Low Update Register */
16247#define ETH_PTPTSLUR_TSUPNS_Pos (31U)
16248#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)
16249#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk /* Time stamp update Positive or negative time */
16250#define ETH_PTPTSLUR_TSUSS_Pos (0U)
16251#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)
16252#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk /* Time stamp update sub-seconds */
16253
16254/* Bit definition for Ethernet PTP Time Stamp Addend Register */
16255#define ETH_PTPTSAR_TSA_Pos (0U)
16256#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)
16257#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk /* Time stamp addend */
16258
16259/* Bit definition for Ethernet PTP Target Time High Register */
16260#define ETH_PTPTTHR_TTSH_Pos (0U)
16261#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)
16262#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk /* Target time stamp high */
16263
16264/* Bit definition for Ethernet PTP Target Time Low Register */
16265#define ETH_PTPTTLR_TTSL_Pos (0U)
16266#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)
16267#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk /* Target time stamp low */
16268
16269/* Bit definition for Ethernet PTP Time Stamp Status Register */
16270#define ETH_PTPTSSR_TSTTR_Pos (5U)
16271#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)
16272#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk /* Time stamp target time reached */
16273#define ETH_PTPTSSR_TSSO_Pos (4U)
16274#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)
16275#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk /* Time stamp seconds overflow */
16276
16277/* Bit definition for Ethernet PTP PPS Control Register */
16278#define ETH_PTPPPSCR_PPSFREQ_Pos (0U)
16279#define ETH_PTPPPSCR_PPSFREQ_Msk (0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)
16280#define ETH_PTPPPSCR_PPSFREQ ETH_PTPPPSCR_PPSFREQ_Msk /* PPS frequency selection */
16281
16282/******************************************************************************/
16283/* Ethernet DMA Registers bits definition */
16284/******************************************************************************/
16285
16286/* Bit definition for Ethernet DMA Bus Mode Register */
16287#define ETH_DMABMR_AAB_Pos (25U)
16288#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)
16289#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk /* Address-Aligned beats */
16290#define ETH_DMABMR_FPM_Pos (24U)
16291#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)
16292#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk /* 4xPBL mode */
16293#define ETH_DMABMR_USP_Pos (23U)
16294#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)
16295#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk /* Use separate PBL */
16296#define ETH_DMABMR_RDP_Pos (17U)
16297#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)
16298#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk /* RxDMA PBL */
16299#define ETH_DMABMR_RDP_1Beat 0x00020000U /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
16300#define ETH_DMABMR_RDP_2Beat 0x00040000U /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
16301#define ETH_DMABMR_RDP_4Beat 0x00080000U /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
16302#define ETH_DMABMR_RDP_8Beat 0x00100000U /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
16303#define ETH_DMABMR_RDP_16Beat 0x00200000U /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
16304#define ETH_DMABMR_RDP_32Beat 0x00400000U /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
16305#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
16306#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
16307#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
16308#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
16309#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
16310#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
16311#define ETH_DMABMR_FB_Pos (16U)
16312#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)
16313#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk /* Fixed Burst */
16314#define ETH_DMABMR_RTPR_Pos (14U)
16315#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)
16316#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk /* Rx Tx priority ratio */
16317#define ETH_DMABMR_RTPR_1_1 0x00000000U /* Rx Tx priority ratio */
16318#define ETH_DMABMR_RTPR_2_1 0x00004000U /* Rx Tx priority ratio */
16319#define ETH_DMABMR_RTPR_3_1 0x00008000U /* Rx Tx priority ratio */
16320#define ETH_DMABMR_RTPR_4_1 0x0000C000U /* Rx Tx priority ratio */
16321#define ETH_DMABMR_PBL_Pos (8U)
16322#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)
16323#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk /* Programmable burst length */
16324#define ETH_DMABMR_PBL_1Beat 0x00000100U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
16325#define ETH_DMABMR_PBL_2Beat 0x00000200U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
16326#define ETH_DMABMR_PBL_4Beat 0x00000400U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
16327#define ETH_DMABMR_PBL_8Beat 0x00000800U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
16328#define ETH_DMABMR_PBL_16Beat 0x00001000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
16329#define ETH_DMABMR_PBL_32Beat 0x00002000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
16330#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
16331#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
16332#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
16333#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
16334#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
16335#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
16336#define ETH_DMABMR_EDE_Pos (7U)
16337#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)
16338#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk /* Enhanced Descriptor Enable */
16339#define ETH_DMABMR_DSL_Pos (2U)
16340#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)
16341#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk /* Descriptor Skip Length */
16342#define ETH_DMABMR_DA_Pos (1U)
16343#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)
16344#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk /* DMA arbitration scheme */
16345#define ETH_DMABMR_SR_Pos (0U)
16346#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)
16347#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk /* Software reset */
16348
16349/* Bit definition for Ethernet DMA Transmit Poll Demand Register */
16350#define ETH_DMATPDR_TPD_Pos (0U)
16351#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)
16352#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk /* Transmit poll demand */
16353
16354/* Bit definition for Ethernet DMA Receive Poll Demand Register */
16355#define ETH_DMARPDR_RPD_Pos (0U)
16356#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)
16357#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk /* Receive poll demand */
16358
16359/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
16360#define ETH_DMARDLAR_SRL_Pos (0U)
16361#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)
16362#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk /* Start of receive list */
16363
16364/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
16365#define ETH_DMATDLAR_STL_Pos (0U)
16366#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)
16367#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk /* Start of transmit list */
16368
16369/* Bit definition for Ethernet DMA Status Register */
16370#define ETH_DMASR_TSTS_Pos (29U)
16371#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)
16372#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk /* Time-stamp trigger status */
16373#define ETH_DMASR_PMTS_Pos (28U)
16374#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)
16375#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk /* PMT status */
16376#define ETH_DMASR_MMCS_Pos (27U)
16377#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)
16378#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk /* MMC status */
16379#define ETH_DMASR_EBS_Pos (23U)
16380#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)
16381#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk /* Error bits status */
16382 /* combination with EBS[2:0] for GetFlagStatus function */
16383#define ETH_DMASR_EBS_DescAccess_Pos (25U)
16384#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)
16385#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk /* Error bits 0-data buffer, 1-desc. access */
16386#define ETH_DMASR_EBS_ReadTransf_Pos (24U)
16387#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)
16388#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk /* Error bits 0-write trnsf, 1-read transfr */
16389#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)
16390#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)
16391#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk /* Error bits 0-Rx DMA, 1-Tx DMA */
16392#define ETH_DMASR_TPS_Pos (20U)
16393#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)
16394#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk /* Transmit process state */
16395#define ETH_DMASR_TPS_Stopped 0x00000000U /* Stopped - Reset or Stop Tx Command issued */
16396#define ETH_DMASR_TPS_Fetching_Pos (20U)
16397#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)
16398#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk /* Running - fetching the Tx descriptor */
16399#define ETH_DMASR_TPS_Waiting_Pos (21U)
16400#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)
16401#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk /* Running - waiting for status */
16402#define ETH_DMASR_TPS_Reading_Pos (20U)
16403#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)
16404#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk /* Running - reading the data from host memory */
16405#define ETH_DMASR_TPS_Suspended_Pos (21U)
16406#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)
16407#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk /* Suspended - Tx Descriptor unavailabe */
16408#define ETH_DMASR_TPS_Closing_Pos (20U)
16409#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)
16410#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk /* Running - closing Rx descriptor */
16411#define ETH_DMASR_RPS_Pos (17U)
16412#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)
16413#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk /* Receive process state */
16414#define ETH_DMASR_RPS_Stopped 0x00000000U /* Stopped - Reset or Stop Rx Command issued */
16415#define ETH_DMASR_RPS_Fetching_Pos (17U)
16416#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)
16417#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk /* Running - fetching the Rx descriptor */
16418#define ETH_DMASR_RPS_Waiting_Pos (17U)
16419#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)
16420#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk /* Running - waiting for packet */
16421#define ETH_DMASR_RPS_Suspended_Pos (19U)
16422#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)
16423#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk /* Suspended - Rx Descriptor unavailable */
16424#define ETH_DMASR_RPS_Closing_Pos (17U)
16425#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)
16426#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk /* Running - closing descriptor */
16427#define ETH_DMASR_RPS_Queuing_Pos (17U)
16428#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)
16429#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk /* Running - queuing the recieve frame into host memory */
16430#define ETH_DMASR_NIS_Pos (16U)
16431#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)
16432#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk /* Normal interrupt summary */
16433#define ETH_DMASR_AIS_Pos (15U)
16434#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)
16435#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk /* Abnormal interrupt summary */
16436#define ETH_DMASR_ERS_Pos (14U)
16437#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)
16438#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk /* Early receive status */
16439#define ETH_DMASR_FBES_Pos (13U)
16440#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)
16441#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk /* Fatal bus error status */
16442#define ETH_DMASR_ETS_Pos (10U)
16443#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)
16444#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk /* Early transmit status */
16445#define ETH_DMASR_RWTS_Pos (9U)
16446#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)
16447#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk /* Receive watchdog timeout status */
16448#define ETH_DMASR_RPSS_Pos (8U)
16449#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)
16450#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk /* Receive process stopped status */
16451#define ETH_DMASR_RBUS_Pos (7U)
16452#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)
16453#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk /* Receive buffer unavailable status */
16454#define ETH_DMASR_RS_Pos (6U)
16455#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)
16456#define ETH_DMASR_RS ETH_DMASR_RS_Msk /* Receive status */
16457#define ETH_DMASR_TUS_Pos (5U)
16458#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)
16459#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk /* Transmit underflow status */
16460#define ETH_DMASR_ROS_Pos (4U)
16461#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)
16462#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk /* Receive overflow status */
16463#define ETH_DMASR_TJTS_Pos (3U)
16464#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)
16465#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk /* Transmit jabber timeout status */
16466#define ETH_DMASR_TBUS_Pos (2U)
16467#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)
16468#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk /* Transmit buffer unavailable status */
16469#define ETH_DMASR_TPSS_Pos (1U)
16470#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)
16471#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk /* Transmit process stopped status */
16472#define ETH_DMASR_TS_Pos (0U)
16473#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)
16474#define ETH_DMASR_TS ETH_DMASR_TS_Msk /* Transmit status */
16475
16476/* Bit definition for Ethernet DMA Operation Mode Register */
16477#define ETH_DMAOMR_DTCEFD_Pos (26U)
16478#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)
16479#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk /* Disable Dropping of TCP/IP checksum error frames */
16480#define ETH_DMAOMR_RSF_Pos (25U)
16481#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)
16482#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk /* Receive store and forward */
16483#define ETH_DMAOMR_DFRF_Pos (24U)
16484#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)
16485#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk /* Disable flushing of received frames */
16486#define ETH_DMAOMR_TSF_Pos (21U)
16487#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)
16488#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk /* Transmit store and forward */
16489#define ETH_DMAOMR_FTF_Pos (20U)
16490#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)
16491#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk /* Flush transmit FIFO */
16492#define ETH_DMAOMR_TTC_Pos (14U)
16493#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)
16494#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk /* Transmit threshold control */
16495#define ETH_DMAOMR_TTC_64Bytes 0x00000000U /* threshold level of the MTL Transmit FIFO is 64 Bytes */
16496#define ETH_DMAOMR_TTC_128Bytes 0x00004000U /* threshold level of the MTL Transmit FIFO is 128 Bytes */
16497#define ETH_DMAOMR_TTC_192Bytes 0x00008000U /* threshold level of the MTL Transmit FIFO is 192 Bytes */
16498#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U /* threshold level of the MTL Transmit FIFO is 256 Bytes */
16499#define ETH_DMAOMR_TTC_40Bytes 0x00010000U /* threshold level of the MTL Transmit FIFO is 40 Bytes */
16500#define ETH_DMAOMR_TTC_32Bytes 0x00014000U /* threshold level of the MTL Transmit FIFO is 32 Bytes */
16501#define ETH_DMAOMR_TTC_24Bytes 0x00018000U /* threshold level of the MTL Transmit FIFO is 24 Bytes */
16502#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U /* threshold level of the MTL Transmit FIFO is 16 Bytes */
16503#define ETH_DMAOMR_ST_Pos (13U)
16504#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)
16505#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk /* Start/stop transmission command */
16506#define ETH_DMAOMR_FEF_Pos (7U)
16507#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)
16508#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk /* Forward error frames */
16509#define ETH_DMAOMR_FUGF_Pos (6U)
16510#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)
16511#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk /* Forward undersized good frames */
16512#define ETH_DMAOMR_RTC_Pos (3U)
16513#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)
16514#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk /* receive threshold control */
16515#define ETH_DMAOMR_RTC_64Bytes 0x00000000U /* threshold level of the MTL Receive FIFO is 64 Bytes */
16516#define ETH_DMAOMR_RTC_32Bytes 0x00000008U /* threshold level of the MTL Receive FIFO is 32 Bytes */
16517#define ETH_DMAOMR_RTC_96Bytes 0x00000010U /* threshold level of the MTL Receive FIFO is 96 Bytes */
16518#define ETH_DMAOMR_RTC_128Bytes 0x00000018U /* threshold level of the MTL Receive FIFO is 128 Bytes */
16519#define ETH_DMAOMR_OSF_Pos (2U)
16520#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)
16521#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk /* operate on second frame */
16522#define ETH_DMAOMR_SR_Pos (1U)
16523#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)
16524#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk /* Start/stop receive */
16525
16526/* Bit definition for Ethernet DMA Interrupt Enable Register */
16527#define ETH_DMAIER_NISE_Pos (16U)
16528#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)
16529#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk /* Normal interrupt summary enable */
16530#define ETH_DMAIER_AISE_Pos (15U)
16531#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)
16532#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk /* Abnormal interrupt summary enable */
16533#define ETH_DMAIER_ERIE_Pos (14U)
16534#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)
16535#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk /* Early receive interrupt enable */
16536#define ETH_DMAIER_FBEIE_Pos (13U)
16537#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)
16538#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk /* Fatal bus error interrupt enable */
16539#define ETH_DMAIER_ETIE_Pos (10U)
16540#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)
16541#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk /* Early transmit interrupt enable */
16542#define ETH_DMAIER_RWTIE_Pos (9U)
16543#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)
16544#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk /* Receive watchdog timeout interrupt enable */
16545#define ETH_DMAIER_RPSIE_Pos (8U)
16546#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)
16547#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk /* Receive process stopped interrupt enable */
16548#define ETH_DMAIER_RBUIE_Pos (7U)
16549#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)
16550#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk /* Receive buffer unavailable interrupt enable */
16551#define ETH_DMAIER_RIE_Pos (6U)
16552#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)
16553#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk /* Receive interrupt enable */
16554#define ETH_DMAIER_TUIE_Pos (5U)
16555#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)
16556#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk /* Transmit Underflow interrupt enable */
16557#define ETH_DMAIER_ROIE_Pos (4U)
16558#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)
16559#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk /* Receive Overflow interrupt enable */
16560#define ETH_DMAIER_TJTIE_Pos (3U)
16561#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)
16562#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk /* Transmit jabber timeout interrupt enable */
16563#define ETH_DMAIER_TBUIE_Pos (2U)
16564#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)
16565#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk /* Transmit buffer unavailable interrupt enable */
16566#define ETH_DMAIER_TPSIE_Pos (1U)
16567#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)
16568#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk /* Transmit process stopped interrupt enable */
16569#define ETH_DMAIER_TIE_Pos (0U)
16570#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)
16571#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk /* Transmit interrupt enable */
16572
16573/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
16574#define ETH_DMAMFBOCR_OFOC_Pos (28U)
16575#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)
16576#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk /* Overflow bit for FIFO overflow counter */
16577#define ETH_DMAMFBOCR_MFA_Pos (17U)
16578#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)
16579#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk /* Number of frames missed by the application */
16580#define ETH_DMAMFBOCR_OMFC_Pos (16U)
16581#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)
16582#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk /* Overflow bit for missed frame counter */
16583#define ETH_DMAMFBOCR_MFC_Pos (0U)
16584#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)
16585#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk /* Number of frames missed by the controller */
16586
16587/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
16588#define ETH_DMACHTDR_HTDAP_Pos (0U)
16589#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)
16590#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk /* Host transmit descriptor address pointer */
16591
16592/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
16593#define ETH_DMACHRDR_HRDAP_Pos (0U)
16594#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)
16595#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk /* Host receive descriptor address pointer */
16596
16597/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
16598#define ETH_DMACHTBAR_HTBAP_Pos (0U)
16599#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)
16600#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk /* Host transmit buffer address pointer */
16601
16602/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
16603#define ETH_DMACHRBAR_HRBAP_Pos (0U)
16604#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)
16605#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk /* Host receive buffer address pointer */
16606
16607/******************************************************************************/
16608/* */
16609/* USB_OTG */
16610/* */
16611/******************************************************************************/
16612/******************** Bit definition for USB_OTG_GOTGCTL register ********************/
16613#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
16614#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
16615#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk
16616#define USB_OTG_GOTGCTL_SRQ_Pos (1U)
16617#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
16618#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk
16619#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
16620#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)
16621#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk
16622#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
16623#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)
16624#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk
16625#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
16626#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)
16627#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk
16628#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
16629#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)
16630#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk
16631#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
16632#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)
16633#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk
16634#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
16635#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)
16636#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk
16637#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
16638#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)
16639#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk
16640#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
16641#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)
16642#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk
16643#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
16644#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)
16645#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk
16646#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
16647#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)
16648#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk
16649#define USB_OTG_GOTGCTL_EHEN_Pos (12U)
16650#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)
16651#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk
16652#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
16653#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)
16654#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk
16655#define USB_OTG_GOTGCTL_DBCT_Pos (17U)
16656#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)
16657#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk
16658#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
16659#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)
16660#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk
16661#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
16662#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)
16663#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk
16664#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
16665#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)
16666#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk
16668/******************** Bit definition for USB_OTG_HCFG register ********************/
16669#define USB_OTG_HCFG_FSLSPCS_Pos (0U)
16670#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
16671#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk
16672#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
16673#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
16674#define USB_OTG_HCFG_FSLSS_Pos (2U)
16675#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
16676#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk
16678/******************** Bit definition for USB_OTG_DCFG register ********************/
16679#define USB_OTG_DCFG_DSPD_Pos (0U)
16680#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)
16681#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk
16682#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)
16683#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)
16684#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
16685#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
16686#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk
16688#define USB_OTG_DCFG_DAD_Pos (4U)
16689#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)
16690#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk
16691#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)
16692#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)
16693#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)
16694#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)
16695#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)
16696#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)
16697#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)
16699#define USB_OTG_DCFG_PFIVL_Pos (11U)
16700#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
16701#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk
16702#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
16703#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
16705#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
16706#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
16707#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk
16708#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
16709#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
16711/******************** Bit definition for USB_OTG_PCGCR register ********************/
16712#define USB_OTG_PCGCR_STPPCLK_Pos (0U)
16713#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)
16714#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk
16715#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
16716#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)
16717#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk
16718#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
16719#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)
16720#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk
16722/******************** Bit definition for USB_OTG_GOTGINT register ********************/
16723#define USB_OTG_GOTGINT_SEDET_Pos (2U)
16724#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
16725#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk
16726#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
16727#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
16728#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk
16729#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
16730#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
16731#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk
16732#define USB_OTG_GOTGINT_HNGDET_Pos (17U)
16733#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
16734#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk
16735#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
16736#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
16737#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk
16738#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
16739#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
16740#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk
16741#define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
16742#define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)
16743#define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk
16745/******************** Bit definition for USB_OTG_DCTL register ********************/
16746#define USB_OTG_DCTL_RWUSIG_Pos (0U)
16747#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
16748#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk
16749#define USB_OTG_DCTL_SDIS_Pos (1U)
16750#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)
16751#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk
16752#define USB_OTG_DCTL_GINSTS_Pos (2U)
16753#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
16754#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk
16755#define USB_OTG_DCTL_GONSTS_Pos (3U)
16756#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
16757#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk
16759#define USB_OTG_DCTL_TCTL_Pos (4U)
16760#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)
16761#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk
16762#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)
16763#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)
16764#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)
16765#define USB_OTG_DCTL_SGINAK_Pos (7U)
16766#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
16767#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk
16768#define USB_OTG_DCTL_CGINAK_Pos (8U)
16769#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
16770#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk
16771#define USB_OTG_DCTL_SGONAK_Pos (9U)
16772#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
16773#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk
16774#define USB_OTG_DCTL_CGONAK_Pos (10U)
16775#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
16776#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk
16777#define USB_OTG_DCTL_POPRGDNE_Pos (11U)
16778#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
16779#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk
16781/******************** Bit definition for USB_OTG_HFIR register ********************/
16782#define USB_OTG_HFIR_FRIVL_Pos (0U)
16783#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
16784#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk
16786/******************** Bit definition for USB_OTG_HFNUM register ********************/
16787#define USB_OTG_HFNUM_FRNUM_Pos (0U)
16788#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
16789#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk
16790#define USB_OTG_HFNUM_FTREM_Pos (16U)
16791#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
16792#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk
16794/******************** Bit definition for USB_OTG_DSTS register ********************/
16795#define USB_OTG_DSTS_SUSPSTS_Pos (0U)
16796#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
16797#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk
16799#define USB_OTG_DSTS_ENUMSPD_Pos (1U)
16800#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
16801#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk
16802#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
16803#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
16804#define USB_OTG_DSTS_EERR_Pos (3U)
16805#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)
16806#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk
16807#define USB_OTG_DSTS_FNSOF_Pos (8U)
16808#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
16809#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk
16811/******************** Bit definition for USB_OTG_GAHBCFG register ********************/
16812#define USB_OTG_GAHBCFG_GINT_Pos (0U)
16813#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
16814#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk
16815#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
16816#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16817#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk
16818#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16819#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16820#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16821#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16822#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16823#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
16824#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
16825#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk
16826#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
16827#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
16828#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk
16829#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
16830#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
16831#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk
16833/******************** Bit definition for USB_OTG_GUSBCFG register ********************/
16834#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
16835#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16836#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk
16837#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16838#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16839#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16840#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
16841#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
16842#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk
16843#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
16844#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
16845#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk
16846#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
16847#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
16848#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk
16849#define USB_OTG_GUSBCFG_TRDT_Pos (10U)
16850#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
16851#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk
16852#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
16853#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
16854#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
16855#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
16856#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
16857#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
16858#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk
16859#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
16860#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
16861#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk
16862#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
16863#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
16864#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk
16865#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
16866#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
16867#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk
16868#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
16869#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
16870#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
16871#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
16872#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
16873#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
16874#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
16875#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
16876#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk
16877#define USB_OTG_GUSBCFG_PCCI_Pos (23U)
16878#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
16879#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk
16880#define USB_OTG_GUSBCFG_PTCI_Pos (24U)
16881#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
16882#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk
16883#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
16884#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
16885#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk
16886#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
16887#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
16888#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk
16889#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
16890#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
16891#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk
16892#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
16893#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
16894#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk
16896/******************** Bit definition for USB_OTG_GRSTCTL register ********************/
16897#define USB_OTG_GRSTCTL_CSRST_Pos (0U)
16898#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
16899#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk
16900#define USB_OTG_GRSTCTL_HSRST_Pos (1U)
16901#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
16902#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk
16903#define USB_OTG_GRSTCTL_FCRST_Pos (2U)
16904#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
16905#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk
16906#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
16907#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
16908#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk
16909#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
16910#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
16911#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk
16912#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
16913#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16914#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk
16915#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16916#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16917#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16918#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16919#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16920#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
16921#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
16922#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk
16923#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
16924#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
16925#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk
16927/******************** Bit definition for USB_OTG_DIEPMSK register ********************/
16928#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
16929#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
16930#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk
16931#define USB_OTG_DIEPMSK_EPDM_Pos (1U)
16932#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
16933#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk
16934#define USB_OTG_DIEPMSK_TOM_Pos (3U)
16935#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
16936#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk
16937#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
16938#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
16939#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk
16940#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
16941#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
16942#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk
16943#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
16944#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
16945#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk
16946#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
16947#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
16948#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk
16949#define USB_OTG_DIEPMSK_BIM_Pos (9U)
16950#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
16951#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk
16953/******************** Bit definition for USB_OTG_HPTXSTS register ********************/
16954#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
16955#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
16956#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk
16957#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
16958#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16959#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk
16960#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16961#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16962#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16963#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16964#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16965#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16966#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16967#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16969#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
16970#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16971#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk
16972#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16973#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16974#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16975#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16976#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16977#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16978#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16979#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16981/******************** Bit definition for USB_OTG_HAINT register ********************/
16982#define USB_OTG_HAINT_HAINT_Pos (0U)
16983#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
16984#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk
16986/******************** Bit definition for USB_OTG_DOEPMSK register ********************/
16987#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
16988#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
16989#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk
16990#define USB_OTG_DOEPMSK_EPDM_Pos (1U)
16991#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
16992#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk
16993#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
16994#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)
16995#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk
16996#define USB_OTG_DOEPMSK_STUPM_Pos (3U)
16997#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
16998#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk
16999#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
17000#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
17001#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk
17002#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
17003#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)
17004#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk
17005#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
17006#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
17007#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk
17008#define USB_OTG_DOEPMSK_OPEM_Pos (8U)
17009#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
17010#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk
17011#define USB_OTG_DOEPMSK_BOIM_Pos (9U)
17012#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
17013#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk
17014#define USB_OTG_DOEPMSK_BERRM_Pos (12U)
17015#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)
17016#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk
17017#define USB_OTG_DOEPMSK_NAKM_Pos (13U)
17018#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)
17019#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk
17020#define USB_OTG_DOEPMSK_NYETM_Pos (14U)
17021#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)
17022#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk
17024/******************** Bit definition for USB_OTG_GINTSTS register ********************/
17025#define USB_OTG_GINTSTS_CMOD_Pos (0U)
17026#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
17027#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk
17028#define USB_OTG_GINTSTS_MMIS_Pos (1U)
17029#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
17030#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk
17031#define USB_OTG_GINTSTS_OTGINT_Pos (2U)
17032#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
17033#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk
17034#define USB_OTG_GINTSTS_SOF_Pos (3U)
17035#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
17036#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk
17037#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
17038#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
17039#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk
17040#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
17041#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
17042#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk
17043#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
17044#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
17045#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk
17046#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
17047#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
17048#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk
17049#define USB_OTG_GINTSTS_ESUSP_Pos (10U)
17050#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
17051#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk
17052#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
17053#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
17054#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk
17055#define USB_OTG_GINTSTS_USBRST_Pos (12U)
17056#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
17057#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk
17058#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
17059#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
17060#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk
17061#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
17062#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
17063#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk
17064#define USB_OTG_GINTSTS_EOPF_Pos (15U)
17065#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
17066#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk
17067#define USB_OTG_GINTSTS_IEPINT_Pos (18U)
17068#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
17069#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk
17070#define USB_OTG_GINTSTS_OEPINT_Pos (19U)
17071#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
17072#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk
17073#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
17074#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
17075#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk
17076#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
17077#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
17078#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
17079#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
17080#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
17081#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk
17082#define USB_OTG_GINTSTS_RSTDET_Pos (23U)
17083#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)
17084#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk
17085#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
17086#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
17087#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk
17088#define USB_OTG_GINTSTS_HCINT_Pos (25U)
17089#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
17090#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk
17091#define USB_OTG_GINTSTS_PTXFE_Pos (26U)
17092#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
17093#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk
17094#define USB_OTG_GINTSTS_LPMINT_Pos (27U)
17095#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)
17096#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk
17097#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
17098#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
17099#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk
17100#define USB_OTG_GINTSTS_DISCINT_Pos (29U)
17101#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
17102#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk
17103#define USB_OTG_GINTSTS_SRQINT_Pos (30U)
17104#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
17105#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk
17106#define USB_OTG_GINTSTS_WKUINT_Pos (31U)
17107#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
17108#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk
17110/******************** Bit definition for USB_OTG_GINTMSK register ********************/
17111#define USB_OTG_GINTMSK_MMISM_Pos (1U)
17112#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
17113#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk
17114#define USB_OTG_GINTMSK_OTGINT_Pos (2U)
17115#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
17116#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk
17117#define USB_OTG_GINTMSK_SOFM_Pos (3U)
17118#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
17119#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk
17120#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
17121#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
17122#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk
17123#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
17124#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
17125#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk
17126#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
17127#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
17128#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk
17129#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
17130#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
17131#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk
17132#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
17133#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
17134#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk
17135#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
17136#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
17137#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk
17138#define USB_OTG_GINTMSK_USBRST_Pos (12U)
17139#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
17140#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk
17141#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
17142#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
17143#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk
17144#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
17145#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
17146#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk
17147#define USB_OTG_GINTMSK_EOPFM_Pos (15U)
17148#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
17149#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk
17150#define USB_OTG_GINTMSK_EPMISM_Pos (17U)
17151#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
17152#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk
17153#define USB_OTG_GINTMSK_IEPINT_Pos (18U)
17154#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
17155#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk
17156#define USB_OTG_GINTMSK_OEPINT_Pos (19U)
17157#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
17158#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk
17159#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
17160#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
17161#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk
17162#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
17163#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
17164#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
17165#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
17166#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
17167#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk
17168#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)
17169#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)
17170#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk
17171#define USB_OTG_GINTMSK_PRTIM_Pos (24U)
17172#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
17173#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk
17174#define USB_OTG_GINTMSK_HCIM_Pos (25U)
17175#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
17176#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk
17177#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
17178#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
17179#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk
17180#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
17181#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)
17182#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk
17183#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
17184#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
17185#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk
17186#define USB_OTG_GINTMSK_DISCINT_Pos (29U)
17187#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
17188#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk
17189#define USB_OTG_GINTMSK_SRQIM_Pos (30U)
17190#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
17191#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk
17192#define USB_OTG_GINTMSK_WUIM_Pos (31U)
17193#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
17194#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk
17196/******************** Bit definition for USB_OTG_DAINT register ********************/
17197#define USB_OTG_DAINT_IEPINT_Pos (0U)
17198#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
17199#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk
17200#define USB_OTG_DAINT_OEPINT_Pos (16U)
17201#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
17202#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk
17204/******************** Bit definition for USB_OTG_HAINTMSK register ********************/
17205#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
17206#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
17207#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk
17209/******************** Bit definition for USB_OTG_GRXSTSP register ********************/
17210#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
17211#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
17212#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk
17213#define USB_OTG_GRXSTSP_BCNT_Pos (4U)
17214#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
17215#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk
17216#define USB_OTG_GRXSTSP_DPID_Pos (15U)
17217#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
17218#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk
17219#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
17220#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
17221#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk
17223/******************** Bit definition for USB_OTG_DAINTMSK register ********************/
17224#define USB_OTG_DAINTMSK_IEPM_Pos (0U)
17225#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
17226#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk
17227#define USB_OTG_DAINTMSK_OEPM_Pos (16U)
17228#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
17229#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk
17231/******************** Bit definition for OTG register ********************/
17232
17233#define USB_OTG_CHNUM_Pos (0U)
17234#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)
17235#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk
17236#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)
17237#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)
17238#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)
17239#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)
17240#define USB_OTG_BCNT_Pos (4U)
17241#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)
17242#define USB_OTG_BCNT USB_OTG_BCNT_Msk
17244#define USB_OTG_DPID_Pos (15U)
17245#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)
17246#define USB_OTG_DPID USB_OTG_DPID_Msk
17247#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)
17248#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)
17250#define USB_OTG_PKTSTS_Pos (17U)
17251#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)
17252#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk
17253#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)
17254#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)
17255#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)
17256#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)
17258#define USB_OTG_EPNUM_Pos (0U)
17259#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)
17260#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk
17261#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)
17262#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)
17263#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)
17264#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)
17266#define USB_OTG_FRMNUM_Pos (21U)
17267#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)
17268#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk
17269#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)
17270#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)
17271#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)
17272#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)
17274/******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
17275#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
17276#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
17277#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk
17279/******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
17280#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
17281#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
17282#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk
17284/******************** Bit definition for OTG register ********************/
17285#define USB_OTG_NPTXFSA_Pos (0U)
17286#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
17287#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk
17288#define USB_OTG_NPTXFD_Pos (16U)
17289#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)
17290#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk
17291#define USB_OTG_TX0FSA_Pos (0U)
17292#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)
17293#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk
17294#define USB_OTG_TX0FD_Pos (16U)
17295#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)
17296#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk
17298/******************** Bit definition for USB_OTG_DVBUSPULSE register ********************/
17299#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
17300#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
17301#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk
17303/******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
17304#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
17305#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
17306#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk
17308#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
17309#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17310#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk
17311#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17312#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17313#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17314#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17315#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17316#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17317#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17318#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
17320#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
17321#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17322#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk
17323#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17324#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17325#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17326#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17327#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17328#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17329#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
17331/******************** Bit definition for USB_OTG_DTHRCTL register ********************/
17332#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
17333#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
17334#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk
17335#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
17336#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
17337#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk
17339#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
17340#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17341#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk
17342#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17343#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17344#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17345#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17346#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17347#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17348#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17349#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17350#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17351#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
17352#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
17353#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk
17355#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
17356#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17357#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk
17358#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17359#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17360#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17361#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17362#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17363#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17364#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17365#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17366#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17367#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
17368#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
17369#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk
17371/******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
17372#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
17373#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
17374#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
17376/******************** Bit definition for USB_OTG_DEACHINT register ********************/
17377#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
17378#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
17379#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk
17380#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
17381#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
17382#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk
17384/******************** Bit definition for USB_OTG_GCCFG register ********************/
17385#define USB_OTG_GCCFG_PWRDWN_Pos (16U)
17386#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
17387#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk
17388#define USB_OTG_GCCFG_VBDEN_Pos (21U)
17389#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)
17390#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk
17392/******************** Bit definition for USB_OTG_DEACHINTMSK register ********************/
17393#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
17394#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
17395#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk
17396#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
17397#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
17398#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk
17400/******************** Bit definition for USB_OTG_CID register ********************/
17401#define USB_OTG_CID_PRODUCT_ID_Pos (0U)
17402#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
17403#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk
17405/******************** Bit definition for USB_OTG_GLPMCFG register ********************/
17406#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
17407#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)
17408#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk
17409#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
17410#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)
17411#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk
17412#define USB_OTG_GLPMCFG_BESL_Pos (2U)
17413#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)
17414#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk
17415#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
17416#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)
17417#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk
17418#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
17419#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)
17420#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk
17421#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
17422#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)
17423#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk
17424#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
17425#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)
17426#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk
17427#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
17428#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)
17429#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk
17430#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
17431#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)
17432#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk
17433#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
17434#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)
17435#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk
17436#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
17437#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)
17438#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk
17439#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
17440#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)
17441#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk
17442#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
17443#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)
17444#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk
17445#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
17446#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)
17447#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk
17448#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
17449#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)
17450#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk
17452/******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
17453#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
17454#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)
17455#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk
17456#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
17457#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)
17458#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk
17459#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
17460#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)
17461#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk
17462#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
17463#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)
17464#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
17465#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
17466#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)
17467#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
17468#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
17469#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)
17470#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
17471#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
17472#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)
17473#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk
17474#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
17475#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)
17476#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk
17477#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
17478#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
17479#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk
17481/******************** Bit definition for USB_OTG_HPRT register ********************/
17482#define USB_OTG_HPRT_PCSTS_Pos (0U)
17483#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
17484#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk
17485#define USB_OTG_HPRT_PCDET_Pos (1U)
17486#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)
17487#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk
17488#define USB_OTG_HPRT_PENA_Pos (2U)
17489#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)
17490#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk
17491#define USB_OTG_HPRT_PENCHNG_Pos (3U)
17492#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
17493#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk
17494#define USB_OTG_HPRT_POCA_Pos (4U)
17495#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)
17496#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk
17497#define USB_OTG_HPRT_POCCHNG_Pos (5U)
17498#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
17499#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk
17500#define USB_OTG_HPRT_PRES_Pos (6U)
17501#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)
17502#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk
17503#define USB_OTG_HPRT_PSUSP_Pos (7U)
17504#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
17505#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk
17506#define USB_OTG_HPRT_PRST_Pos (8U)
17507#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)
17508#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk
17510#define USB_OTG_HPRT_PLSTS_Pos (10U)
17511#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
17512#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk
17513#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
17514#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
17515#define USB_OTG_HPRT_PPWR_Pos (12U)
17516#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)
17517#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk
17519#define USB_OTG_HPRT_PTCTL_Pos (13U)
17520#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
17521#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk
17522#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
17523#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
17524#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
17525#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
17527#define USB_OTG_HPRT_PSPD_Pos (17U)
17528#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)
17529#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk
17530#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)
17531#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)
17533/******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
17534#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
17535#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)
17536#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk
17537#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
17538#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)
17539#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk
17540#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
17541#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)
17542#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk
17543#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
17544#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)
17545#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
17546#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
17547#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
17548#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
17549#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
17550#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)
17551#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
17552#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
17553#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)
17554#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk
17555#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
17556#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)
17557#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk
17558#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
17559#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
17560#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk
17561#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
17562#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
17563#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk
17564#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
17565#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
17566#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk
17568/******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
17569#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
17570#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
17571#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk
17572#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
17573#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
17574#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk
17576/******************** Bit definition for USB_OTG_DIEPCTL register ********************/
17577#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
17578#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
17579#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk
17580#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
17581#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
17582#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk
17583#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
17584#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
17585#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk
17586#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
17587#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
17588#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk
17590#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
17591#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17592#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk
17593#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17594#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17595#define USB_OTG_DIEPCTL_STALL_Pos (21U)
17596#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
17597#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk
17599#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
17600#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17601#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk
17602#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17603#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17604#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17605#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17606#define USB_OTG_DIEPCTL_CNAK_Pos (26U)
17607#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
17608#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk
17609#define USB_OTG_DIEPCTL_SNAK_Pos (27U)
17610#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
17611#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk
17612#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
17613#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
17614#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
17615#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
17616#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
17617#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk
17618#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
17619#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
17620#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk
17621#define USB_OTG_DIEPCTL_EPENA_Pos (31U)
17622#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
17623#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk
17625/******************** Bit definition for USB_OTG_HCCHAR register ********************/
17626#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
17627#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
17628#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk
17630#define USB_OTG_HCCHAR_EPNUM_Pos (11U)
17631#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
17632#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk
17633#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
17634#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
17635#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
17636#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
17637#define USB_OTG_HCCHAR_EPDIR_Pos (15U)
17638#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
17639#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk
17640#define USB_OTG_HCCHAR_LSDEV_Pos (17U)
17641#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
17642#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk
17644#define USB_OTG_HCCHAR_EPTYP_Pos (18U)
17645#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
17646#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk
17647#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
17648#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
17650#define USB_OTG_HCCHAR_MC_Pos (20U)
17651#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)
17652#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk
17653#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)
17654#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)
17656#define USB_OTG_HCCHAR_DAD_Pos (22U)
17657#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
17658#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk
17659#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
17660#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
17661#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
17662#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
17663#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
17664#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
17665#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
17666#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
17667#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
17668#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk
17669#define USB_OTG_HCCHAR_CHDIS_Pos (30U)
17670#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
17671#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk
17672#define USB_OTG_HCCHAR_CHENA_Pos (31U)
17673#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
17674#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk
17676/******************** Bit definition for USB_OTG_HCSPLT register ********************/
17677
17678#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
17679#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
17680#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk
17681#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17682#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17683#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17684#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17685#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17686#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17687#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17689#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
17690#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
17691#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk
17692#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17693#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17694#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17695#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17696#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17697#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17698#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17700#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
17701#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17702#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk
17703#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17704#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17705#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
17706#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
17707#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk
17708#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
17709#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
17710#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk
17712/******************** Bit definition for USB_OTG_HCINT register ********************/
17713#define USB_OTG_HCINT_XFRC_Pos (0U)
17714#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)
17715#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk
17716#define USB_OTG_HCINT_CHH_Pos (1U)
17717#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)
17718#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk
17719#define USB_OTG_HCINT_AHBERR_Pos (2U)
17720#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
17721#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk
17722#define USB_OTG_HCINT_STALL_Pos (3U)
17723#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)
17724#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk
17725#define USB_OTG_HCINT_NAK_Pos (4U)
17726#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)
17727#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk
17728#define USB_OTG_HCINT_ACK_Pos (5U)
17729#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)
17730#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk
17731#define USB_OTG_HCINT_NYET_Pos (6U)
17732#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)
17733#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk
17734#define USB_OTG_HCINT_TXERR_Pos (7U)
17735#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)
17736#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk
17737#define USB_OTG_HCINT_BBERR_Pos (8U)
17738#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)
17739#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk
17740#define USB_OTG_HCINT_FRMOR_Pos (9U)
17741#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
17742#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk
17743#define USB_OTG_HCINT_DTERR_Pos (10U)
17744#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)
17745#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk
17747/******************** Bit definition for USB_OTG_DIEPINT register ********************/
17748#define USB_OTG_DIEPINT_XFRC_Pos (0U)
17749#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
17750#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk
17751#define USB_OTG_DIEPINT_EPDISD_Pos (1U)
17752#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
17753#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk
17754#define USB_OTG_DIEPINT_AHBERR_Pos (2U)
17755#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)
17756#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk
17757#define USB_OTG_DIEPINT_TOC_Pos (3U)
17758#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
17759#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk
17760#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
17761#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
17762#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk
17763#define USB_OTG_DIEPINT_INEPNM_Pos (5U)
17764#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)
17765#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk
17766#define USB_OTG_DIEPINT_INEPNE_Pos (6U)
17767#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
17768#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk
17769#define USB_OTG_DIEPINT_TXFE_Pos (7U)
17770#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
17771#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk
17772#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
17773#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
17774#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk
17775#define USB_OTG_DIEPINT_BNA_Pos (9U)
17776#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
17777#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk
17778#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
17779#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
17780#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk
17781#define USB_OTG_DIEPINT_BERR_Pos (12U)
17782#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
17783#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk
17784#define USB_OTG_DIEPINT_NAK_Pos (13U)
17785#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
17786#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk
17788/******************** Bit definition for USB_OTG_HCINTMSK register ********************/
17789#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
17790#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
17791#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk
17792#define USB_OTG_HCINTMSK_CHHM_Pos (1U)
17793#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
17794#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk
17795#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
17796#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
17797#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk
17798#define USB_OTG_HCINTMSK_STALLM_Pos (3U)
17799#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
17800#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk
17801#define USB_OTG_HCINTMSK_NAKM_Pos (4U)
17802#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
17803#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk
17804#define USB_OTG_HCINTMSK_ACKM_Pos (5U)
17805#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
17806#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk
17807#define USB_OTG_HCINTMSK_NYET_Pos (6U)
17808#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
17809#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk
17810#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
17811#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
17812#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk
17813#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
17814#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
17815#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk
17816#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
17817#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
17818#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk
17819#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
17820#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
17821#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk
17823/******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
17824
17825#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
17826#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
17827#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk
17828#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
17829#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
17830#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk
17831#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
17832#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
17833#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk
17834/******************** Bit definition for USB_OTG_HCTSIZ register ********************/
17835#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
17836#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
17837#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk
17838#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
17839#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
17840#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk
17841#define USB_OTG_HCTSIZ_DOPING_Pos (31U)
17842#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
17843#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk
17844#define USB_OTG_HCTSIZ_DPID_Pos (29U)
17845#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
17846#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk
17847#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
17848#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
17850/******************** Bit definition for USB_OTG_DIEPDMA register ********************/
17851#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
17852#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
17853#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk
17855/******************** Bit definition for USB_OTG_HCDMA register ********************/
17856#define USB_OTG_HCDMA_DMAADDR_Pos (0U)
17857#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
17858#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk
17860/******************** Bit definition for USB_OTG_DTXFSTS register ********************/
17861#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
17862#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
17863#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk
17865/******************** Bit definition for USB_OTG_DIEPTXF register ********************/
17866#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
17867#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
17868#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk
17869#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
17870#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
17871#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk
17873/******************** Bit definition for USB_OTG_DOEPCTL register ********************/
17874#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
17875#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
17876#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk
17877#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
17878#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
17879#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk
17880#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
17881#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
17882#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk
17883#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
17884#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
17885#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
17886#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
17887#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
17888#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk
17889#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
17890#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17891#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk
17892#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17893#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17894#define USB_OTG_DOEPCTL_SNPM_Pos (20U)
17895#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
17896#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk
17897#define USB_OTG_DOEPCTL_STALL_Pos (21U)
17898#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
17899#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk
17900#define USB_OTG_DOEPCTL_CNAK_Pos (26U)
17901#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
17902#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk
17903#define USB_OTG_DOEPCTL_SNAK_Pos (27U)
17904#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
17905#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk
17906#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
17907#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
17908#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk
17909#define USB_OTG_DOEPCTL_EPENA_Pos (31U)
17910#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
17911#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk
17913/******************** Bit definition for USB_OTG_DOEPINT register ********************/
17914#define USB_OTG_DOEPINT_XFRC_Pos (0U)
17915#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
17916#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk
17917#define USB_OTG_DOEPINT_EPDISD_Pos (1U)
17918#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
17919#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk
17920#define USB_OTG_DOEPINT_AHBERR_Pos (2U)
17921#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)
17922#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk
17923#define USB_OTG_DOEPINT_STUP_Pos (3U)
17924#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
17925#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk
17926#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
17927#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
17928#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk
17929#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
17930#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)
17931#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk
17932#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
17933#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
17934#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk
17935#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
17936#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)
17937#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk
17938#define USB_OTG_DOEPINT_NAK_Pos (13U)
17939#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)
17940#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk
17941#define USB_OTG_DOEPINT_NYET_Pos (14U)
17942#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
17943#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk
17944#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
17945#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)
17946#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk
17948/******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
17949#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
17950#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
17951#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk
17952#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
17953#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
17954#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk
17956#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
17957#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17958#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk
17959#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17960#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17962/******************** Bit definition for PCGCCTL register ********************/
17963#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
17964#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)
17965#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk
17966#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
17967#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)
17968#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk
17969#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
17970#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
17971#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk
17974/******************************************************************************/
17975/* */
17976/* JPEG Encoder/Decoder */
17977/* */
17978/******************************************************************************/
17979/******************** Bit definition for CONFR0 register ********************/
17980#define JPEG_CONFR0_START_Pos (0U)
17981#define JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos)
17982#define JPEG_CONFR0_START JPEG_CONFR0_START_Msk
17984/******************** Bit definition for CONFR1 register *******************/
17985#define JPEG_CONFR1_NF_Pos (0U)
17986#define JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos)
17987#define JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk
17988#define JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos)
17989#define JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos)
17990#define JPEG_CONFR1_RE_Pos (2U)
17991#define JPEG_CONFR1_RE_Msk (0x1UL << JPEG_CONFR1_RE_Pos)
17992#define JPEG_CONFR1_RE JPEG_CONFR1_RE_Msk
17993#define JPEG_CONFR1_DE_Pos (3U)
17994#define JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos)
17995#define JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk
17996#define JPEG_CONFR1_COLORSPACE_Pos (4U)
17997#define JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)
17998#define JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk
17999#define JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)
18000#define JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)
18001#define JPEG_CONFR1_NS_Pos (6U)
18002#define JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos)
18003#define JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk
18004#define JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos)
18005#define JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos)
18006#define JPEG_CONFR1_HDR_Pos (8U)
18007#define JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos)
18008#define JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk
18009#define JPEG_CONFR1_YSIZE_Pos (16U)
18010#define JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)
18011#define JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk
18013/******************** Bit definition for CONFR2 register *******************/
18014#define JPEG_CONFR2_NMCU_Pos (0U)
18015#define JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)
18016#define JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk
18018/******************** Bit definition for CONFR3 register *******************/
18019#define JPEG_CONFR3_NRST_Pos (0U)
18020#define JPEG_CONFR3_NRST_Msk (0xFFFFUL << JPEG_CONFR3_NRST_Pos)
18021#define JPEG_CONFR3_NRST JPEG_CONFR3_NRST_Msk
18022#define JPEG_CONFR3_XSIZE_Pos (16U)
18023#define JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)
18024#define JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk
18026/******************** Bit definition for CONFR4 register *******************/
18027#define JPEG_CONFR4_HD_Pos (0U)
18028#define JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos)
18029#define JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk
18030#define JPEG_CONFR4_HA_Pos (1U)
18031#define JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos)
18032#define JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk
18033#define JPEG_CONFR4_QT_Pos (2U)
18034#define JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos)
18035#define JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk
18036#define JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos)
18037#define JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos)
18038#define JPEG_CONFR4_NB_Pos (4U)
18039#define JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos)
18040#define JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk
18041#define JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos)
18042#define JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos)
18043#define JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos)
18044#define JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos)
18045#define JPEG_CONFR4_VSF_Pos (8U)
18046#define JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos)
18047#define JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk
18048#define JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos)
18049#define JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos)
18050#define JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos)
18051#define JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos)
18052#define JPEG_CONFR4_HSF_Pos (12U)
18053#define JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos)
18054#define JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk
18055#define JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos)
18056#define JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos)
18057#define JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos)
18058#define JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos)
18060/******************** Bit definition for CONFR5 register *******************/
18061#define JPEG_CONFR5_HD_Pos (0U)
18062#define JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos)
18063#define JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk
18064#define JPEG_CONFR5_HA_Pos (1U)
18065#define JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos)
18066#define JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk
18067#define JPEG_CONFR5_QT_Pos (2U)
18068#define JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos)
18069#define JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk
18070#define JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos)
18071#define JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos)
18072#define JPEG_CONFR5_NB_Pos (4U)
18073#define JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos)
18074#define JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk
18075#define JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos)
18076#define JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos)
18077#define JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos)
18078#define JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos)
18079#define JPEG_CONFR5_VSF_Pos (8U)
18080#define JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos)
18081#define JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk
18082#define JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos)
18083#define JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos)
18084#define JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos)
18085#define JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos)
18086#define JPEG_CONFR5_HSF_Pos (12U)
18087#define JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos)
18088#define JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk
18089#define JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos)
18090#define JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos)
18091#define JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos)
18092#define JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos)
18094/******************** Bit definition for CONFR6 register *******************/
18095#define JPEG_CONFR6_HD_Pos (0U)
18096#define JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos)
18097#define JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk
18098#define JPEG_CONFR6_HA_Pos (1U)
18099#define JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos)
18100#define JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk
18101#define JPEG_CONFR6_QT_Pos (2U)
18102#define JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos)
18103#define JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk
18104#define JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos)
18105#define JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos)
18106#define JPEG_CONFR6_NB_Pos (4U)
18107#define JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos)
18108#define JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk
18109#define JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos)
18110#define JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos)
18111#define JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos)
18112#define JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos)
18113#define JPEG_CONFR6_VSF_Pos (8U)
18114#define JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos)
18115#define JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk
18116#define JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos)
18117#define JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos)
18118#define JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos)
18119#define JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos)
18120#define JPEG_CONFR6_HSF_Pos (12U)
18121#define JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos)
18122#define JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk
18123#define JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos)
18124#define JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos)
18125#define JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos)
18126#define JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos)
18128/******************** Bit definition for CONFR7 register *******************/
18129#define JPEG_CONFR7_HD_Pos (0U)
18130#define JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos)
18131#define JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk
18132#define JPEG_CONFR7_HA_Pos (1U)
18133#define JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos)
18134#define JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk
18135#define JPEG_CONFR7_QT_Pos (2U)
18136#define JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos)
18137#define JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk
18138#define JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos)
18139#define JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos)
18140#define JPEG_CONFR7_NB_Pos (4U)
18141#define JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos)
18142#define JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk
18143#define JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos)
18144#define JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos)
18145#define JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos)
18146#define JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos)
18147#define JPEG_CONFR7_VSF_Pos (8U)
18148#define JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos)
18149#define JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk
18150#define JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos)
18151#define JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos)
18152#define JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos)
18153#define JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos)
18154#define JPEG_CONFR7_HSF_Pos (12U)
18155#define JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos)
18156#define JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk
18157#define JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos)
18158#define JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos)
18159#define JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos)
18160#define JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos)
18162/******************** Bit definition for CR register *******************/
18163#define JPEG_CR_JCEN_Pos (0U)
18164#define JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos)
18165#define JPEG_CR_JCEN JPEG_CR_JCEN_Msk
18166#define JPEG_CR_IFTIE_Pos (1U)
18167#define JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos)
18168#define JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk
18169#define JPEG_CR_IFNFIE_Pos (2U)
18170#define JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos)
18171#define JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk
18172#define JPEG_CR_OFTIE_Pos (3U)
18173#define JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos)
18174#define JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk
18175#define JPEG_CR_OFNEIE_Pos (4U)
18176#define JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos)
18177#define JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk
18178#define JPEG_CR_EOCIE_Pos (5U)
18179#define JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos)
18180#define JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk
18181#define JPEG_CR_HPDIE_Pos (6U)
18182#define JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos)
18183#define JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk
18184#define JPEG_CR_IDMAEN_Pos (11U)
18185#define JPEG_CR_IDMAEN_Msk (0x1UL << JPEG_CR_IDMAEN_Pos)
18186#define JPEG_CR_IDMAEN JPEG_CR_IDMAEN_Msk
18187#define JPEG_CR_ODMAEN_Pos (12U)
18188#define JPEG_CR_ODMAEN_Msk (0x1UL << JPEG_CR_ODMAEN_Pos)
18189#define JPEG_CR_ODMAEN JPEG_CR_ODMAEN_Msk
18190#define JPEG_CR_IFF_Pos (13U)
18191#define JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos)
18192#define JPEG_CR_IFF JPEG_CR_IFF_Msk
18193#define JPEG_CR_OFF_Pos (14U)
18194#define JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos)
18195#define JPEG_CR_OFF JPEG_CR_OFF_Msk
18197/******************** Bit definition for SR register *******************/
18198#define JPEG_SR_IFTF_Pos (1U)
18199#define JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos)
18200#define JPEG_SR_IFTF JPEG_SR_IFTF_Msk
18201#define JPEG_SR_IFNFF_Pos (2U)
18202#define JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos)
18203#define JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk
18204#define JPEG_SR_OFTF_Pos (3U)
18205#define JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos)
18206#define JPEG_SR_OFTF JPEG_SR_OFTF_Msk
18207#define JPEG_SR_OFNEF_Pos (4U)
18208#define JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos)
18209#define JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk
18210#define JPEG_SR_EOCF_Pos (5U)
18211#define JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos)
18212#define JPEG_SR_EOCF JPEG_SR_EOCF_Msk
18213#define JPEG_SR_HPDF_Pos (6U)
18214#define JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos)
18215#define JPEG_SR_HPDF JPEG_SR_HPDF_Msk
18216#define JPEG_SR_COF_Pos (7U)
18217#define JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos)
18218#define JPEG_SR_COF JPEG_SR_COF_Msk
18220/******************** Bit definition for CFR register *******************/
18221#define JPEG_CFR_CEOCF_Pos (5U)
18222#define JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos)
18223#define JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk
18224#define JPEG_CFR_CHPDF_Pos (6U)
18225#define JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos)
18226#define JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk
18228/******************** Bit definition for DIR register ********************/
18229#define JPEG_DIR_DATAIN_Pos (0U)
18230#define JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)
18231#define JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk
18233/******************** Bit definition for DOR register ********************/
18234#define JPEG_DOR_DATAOUT_Pos (0U)
18235#define JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)
18236#define JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk
18238/******************************************************************************/
18239/* */
18240/* MDIOS */
18241/* */
18242/******************************************************************************/
18243/******************** Bit definition for MDIOS_CR register *******************/
18244#define MDIOS_CR_EN_Pos (0U)
18245#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)
18246#define MDIOS_CR_EN MDIOS_CR_EN_Msk
18247#define MDIOS_CR_WRIE_Pos (1U)
18248#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)
18249#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk
18250#define MDIOS_CR_RDIE_Pos (2U)
18251#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)
18252#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk
18253#define MDIOS_CR_EIE_Pos (3U)
18254#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)
18255#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk
18256#define MDIOS_CR_DPC_Pos (7U)
18257#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)
18258#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk
18259#define MDIOS_CR_PORT_ADDRESS_Pos (8U)
18260#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)
18261#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk
18262#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)
18263#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)
18264#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)
18265#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)
18266#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)
18268/******************** Bit definition for MDIOS_WRFR register *******************/
18269#define MDIOS_WRFR_WRF_Pos (0U)
18270#define MDIOS_WRFR_WRF_Msk (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)
18271#define MDIOS_WRFR_WRF MDIOS_WRFR_WRF_Msk
18273/******************** Bit definition for MDIOS_CWRFR register *******************/
18274#define MDIOS_CWRFR_CWRF_Pos (0U)
18275#define MDIOS_CWRFR_CWRF_Msk (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)
18276#define MDIOS_CWRFR_CWRF MDIOS_CWRFR_CWRF_Msk
18278/******************** Bit definition for MDIOS_RDFR register *******************/
18279#define MDIOS_RDFR_RDF_Pos (0U)
18280#define MDIOS_RDFR_RDF_Msk (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)
18281#define MDIOS_RDFR_RDF MDIOS_RDFR_RDF_Msk
18283/******************** Bit definition for MDIOS_CRDFR register *******************/
18284#define MDIOS_CRDFR_CRDF_Pos (0U)
18285#define MDIOS_CRDFR_CRDF_Msk (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)
18286#define MDIOS_CRDFR_CRDF MDIOS_CRDFR_CRDF_Msk
18288/******************** Bit definition for MDIOS_SR register *******************/
18289#define MDIOS_SR_PERF_Pos (0U)
18290#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)
18291#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk
18292#define MDIOS_SR_SERF_Pos (1U)
18293#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)
18294#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk
18295#define MDIOS_SR_TERF_Pos (2U)
18296#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)
18297#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk
18299/******************** Bit definition for MDIOS_CLRFR register *******************/
18300#define MDIOS_CLRFR_CPERF_Pos (0U)
18301#define MDIOS_CLRFR_CPERF_Msk (0x1UL << MDIOS_CLRFR_CPERF_Pos)
18302#define MDIOS_CLRFR_CPERF MDIOS_CLRFR_CPERF_Msk
18303#define MDIOS_CLRFR_CSERF_Pos (1U)
18304#define MDIOS_CLRFR_CSERF_Msk (0x1UL << MDIOS_CLRFR_CSERF_Pos)
18305#define MDIOS_CLRFR_CSERF MDIOS_CLRFR_CSERF_Msk
18306#define MDIOS_CLRFR_CTERF_Pos (2U)
18307#define MDIOS_CLRFR_CTERF_Msk (0x1UL << MDIOS_CLRFR_CTERF_Pos)
18308#define MDIOS_CLRFR_CTERF MDIOS_CLRFR_CTERF_Msk
18322/******************************* ADC Instances ********************************/
18323#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || \
18324 ((__INSTANCE__) == ADC2) || \
18325 ((__INSTANCE__) == ADC3))
18326#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
18327
18328#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
18329
18330/******************************* CAN Instances ********************************/
18331#define IS_CAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == CAN1) || \
18332 ((__INSTANCE__) == CAN2) || \
18333 ((__INSTANCE__) == CAN3))
18334/******************************* CRC Instances ********************************/
18335#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)
18336
18337/******************************* DAC Instances ********************************/
18338#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)
18339
18340/******************************* DCMI Instances *******************************/
18341#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)
18342
18343/****************************** DFSDM Instances *******************************/
18344#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
18345 ((INSTANCE) == DFSDM1_Filter1) || \
18346 ((INSTANCE) == DFSDM1_Filter2) || \
18347 ((INSTANCE) == DFSDM1_Filter3))
18348
18349#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
18350 ((INSTANCE) == DFSDM1_Channel1) || \
18351 ((INSTANCE) == DFSDM1_Channel2) || \
18352 ((INSTANCE) == DFSDM1_Channel3) || \
18353 ((INSTANCE) == DFSDM1_Channel4) || \
18354 ((INSTANCE) == DFSDM1_Channel5) || \
18355 ((INSTANCE) == DFSDM1_Channel6) || \
18356 ((INSTANCE) == DFSDM1_Channel7))
18357
18358/******************************* DMA2D Instances *******************************/
18359#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)
18360
18361/******************************** DMA Instances *******************************/
18362#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || \
18363 ((__INSTANCE__) == DMA1_Stream1) || \
18364 ((__INSTANCE__) == DMA1_Stream2) || \
18365 ((__INSTANCE__) == DMA1_Stream3) || \
18366 ((__INSTANCE__) == DMA1_Stream4) || \
18367 ((__INSTANCE__) == DMA1_Stream5) || \
18368 ((__INSTANCE__) == DMA1_Stream6) || \
18369 ((__INSTANCE__) == DMA1_Stream7) || \
18370 ((__INSTANCE__) == DMA2_Stream0) || \
18371 ((__INSTANCE__) == DMA2_Stream1) || \
18372 ((__INSTANCE__) == DMA2_Stream2) || \
18373 ((__INSTANCE__) == DMA2_Stream3) || \
18374 ((__INSTANCE__) == DMA2_Stream4) || \
18375 ((__INSTANCE__) == DMA2_Stream5) || \
18376 ((__INSTANCE__) == DMA2_Stream6) || \
18377 ((__INSTANCE__) == DMA2_Stream7))
18378
18379/******************************* GPIO Instances *******************************/
18380#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || \
18381 ((__INSTANCE__) == GPIOB) || \
18382 ((__INSTANCE__) == GPIOC) || \
18383 ((__INSTANCE__) == GPIOD) || \
18384 ((__INSTANCE__) == GPIOE) || \
18385 ((__INSTANCE__) == GPIOF) || \
18386 ((__INSTANCE__) == GPIOG) || \
18387 ((__INSTANCE__) == GPIOH) || \
18388 ((__INSTANCE__) == GPIOI) || \
18389 ((__INSTANCE__) == GPIOJ) || \
18390 ((__INSTANCE__) == GPIOK))
18391
18392#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || \
18393 ((__INSTANCE__) == GPIOB) || \
18394 ((__INSTANCE__) == GPIOC) || \
18395 ((__INSTANCE__) == GPIOD) || \
18396 ((__INSTANCE__) == GPIOE) || \
18397 ((__INSTANCE__) == GPIOF) || \
18398 ((__INSTANCE__) == GPIOG) || \
18399 ((__INSTANCE__) == GPIOH) || \
18400 ((__INSTANCE__) == GPIOI) || \
18401 ((__INSTANCE__) == GPIOJ) || \
18402 ((__INSTANCE__) == GPIOK))
18403
18404/****************************** CEC Instances *********************************/
18405#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
18406
18407/****************************** QSPI Instances *********************************/
18408#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
18409
18410
18411/******************************** I2C Instances *******************************/
18412#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || \
18413 ((__INSTANCE__) == I2C2) || \
18414 ((__INSTANCE__) == I2C3) || \
18415 ((__INSTANCE__) == I2C4))
18416
18417/****************************** SMBUS Instances *******************************/
18418#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || \
18419 ((__INSTANCE__) == I2C2) || \
18420 ((__INSTANCE__) == I2C3) || \
18421 ((__INSTANCE__) == I2C4))
18422
18423
18424/******************************** I2S Instances *******************************/
18425#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || \
18426 ((__INSTANCE__) == SPI2) || \
18427 ((__INSTANCE__) == SPI3))
18428
18429/******************************* LPTIM Instances ********************************/
18430#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)
18431
18432/****************************** LTDC Instances ********************************/
18433#define IS_LTDC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LTDC)
18434
18435/****************************** MDIOS Instances ********************************/
18436#define IS_MDIOS_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == MDIOS)
18437
18438/****************************** MDIOS Instances ********************************/
18439#define IS_JPEG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == JPEG)
18440
18441
18442/******************************* RNG Instances ********************************/
18443#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)
18444
18445/****************************** RTC Instances *********************************/
18446#define IS_RTC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RTC)
18447
18448/******************************* SAI Instances ********************************/
18449#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || \
18450 ((__PERIPH__) == SAI1_Block_B) || \
18451 ((__PERIPH__) == SAI2_Block_A) || \
18452 ((__PERIPH__) == SAI2_Block_B))
18453/* Legacy define */
18454#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE
18455
18456/******************************** SDMMC Instances *******************************/
18457#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || \
18458 ((__INSTANCE__) == SDMMC2))
18459
18460/****************************** SPDIFRX Instances *********************************/
18461#define IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == SPDIFRX)
18462
18463/******************************** SPI Instances *******************************/
18464#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || \
18465 ((__INSTANCE__) == SPI2) || \
18466 ((__INSTANCE__) == SPI3) || \
18467 ((__INSTANCE__) == SPI4) || \
18468 ((__INSTANCE__) == SPI5) || \
18469 ((__INSTANCE__) == SPI6))
18470
18471/****************** TIM Instances : All supported instances *******************/
18472#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18473 ((__INSTANCE__) == TIM2) || \
18474 ((__INSTANCE__) == TIM3) || \
18475 ((__INSTANCE__) == TIM4) || \
18476 ((__INSTANCE__) == TIM5) || \
18477 ((__INSTANCE__) == TIM6) || \
18478 ((__INSTANCE__) == TIM7) || \
18479 ((__INSTANCE__) == TIM8) || \
18480 ((__INSTANCE__) == TIM9) || \
18481 ((__INSTANCE__) == TIM10) || \
18482 ((__INSTANCE__) == TIM11) || \
18483 ((__INSTANCE__) == TIM12) || \
18484 ((__INSTANCE__) == TIM13) || \
18485 ((__INSTANCE__) == TIM14))
18486
18487/****************** TIM Instances : supporting 32 bits counter ****************/
18488#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || \
18489 ((__INSTANCE__) == TIM5))
18490
18491/****************** TIM Instances : supporting the break function *************/
18492#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18493 ((INSTANCE) == TIM8))
18494
18495/************** TIM Instances : supporting Break source selection *************/
18496#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18497 ((INSTANCE) == TIM8))
18498
18499/****************** TIM Instances : supporting 2 break inputs *****************/
18500#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18501 ((INSTANCE) == TIM8))
18502
18503/************* TIM Instances : at least 1 capture/compare channel *************/
18504#define IS_TIM_CC1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18505 ((__INSTANCE__) == TIM2) || \
18506 ((__INSTANCE__) == TIM3) || \
18507 ((__INSTANCE__) == TIM4) || \
18508 ((__INSTANCE__) == TIM5) || \
18509 ((__INSTANCE__) == TIM8) || \
18510 ((__INSTANCE__) == TIM9) || \
18511 ((__INSTANCE__) == TIM10) || \
18512 ((__INSTANCE__) == TIM11) || \
18513 ((__INSTANCE__) == TIM12) || \
18514 ((__INSTANCE__) == TIM13) || \
18515 ((__INSTANCE__) == TIM14))
18516
18517/************ TIM Instances : at least 2 capture/compare channels *************/
18518#define IS_TIM_CC2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18519 ((__INSTANCE__) == TIM2) || \
18520 ((__INSTANCE__) == TIM3) || \
18521 ((__INSTANCE__) == TIM4) || \
18522 ((__INSTANCE__) == TIM5) || \
18523 ((__INSTANCE__) == TIM8) || \
18524 ((__INSTANCE__) == TIM9) || \
18525 ((__INSTANCE__) == TIM12))
18526
18527/************ TIM Instances : at least 3 capture/compare channels *************/
18528#define IS_TIM_CC3_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18529 ((__INSTANCE__) == TIM2) || \
18530 ((__INSTANCE__) == TIM3) || \
18531 ((__INSTANCE__) == TIM4) || \
18532 ((__INSTANCE__) == TIM5) || \
18533 ((__INSTANCE__) == TIM8))
18534
18535/************ TIM Instances : at least 4 capture/compare channels *************/
18536#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18537 ((__INSTANCE__) == TIM2) || \
18538 ((__INSTANCE__) == TIM3) || \
18539 ((__INSTANCE__) == TIM4) || \
18540 ((__INSTANCE__) == TIM5) || \
18541 ((__INSTANCE__) == TIM8))
18542
18543/****************** TIM Instances : at least 5 capture/compare channels *******/
18544#define IS_TIM_CC5_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18545 ((__INSTANCE__) == TIM8))
18546
18547/****************** TIM Instances : at least 6 capture/compare channels *******/
18548#define IS_TIM_CC6_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18549 ((__INSTANCE__) == TIM8))
18550
18551/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
18552#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18553 ((__INSTANCE__) == TIM8))
18554
18555/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
18556#define IS_TIM_DMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18557 ((__INSTANCE__) == TIM8) || \
18558 ((__INSTANCE__) == TIM2) || \
18559 ((__INSTANCE__) == TIM3) || \
18560 ((__INSTANCE__) == TIM4) || \
18561 ((__INSTANCE__) == TIM5) || \
18562 ((__INSTANCE__) == TIM6) || \
18563 ((__INSTANCE__) == TIM7))
18564
18565/************ TIM Instances : DMA requests generation (CCxDE) *****************/
18566#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18567 ((__INSTANCE__) == TIM2) || \
18568 ((__INSTANCE__) == TIM3) || \
18569 ((__INSTANCE__) == TIM4) || \
18570 ((__INSTANCE__) == TIM5) || \
18571 ((__INSTANCE__) == TIM8))
18572
18573/******************** TIM Instances : DMA burst feature ***********************/
18574#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18575 ((__INSTANCE__) == TIM2) || \
18576 ((__INSTANCE__) == TIM3) || \
18577 ((__INSTANCE__) == TIM4) || \
18578 ((__INSTANCE__) == TIM5) || \
18579 ((__INSTANCE__) == TIM8))
18580
18581/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
18582#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) \
18583 (((__INSTANCE__) == TIM1) || \
18584 ((__INSTANCE__) == TIM8))
18585
18586/****************** TIM Instances : supporting counting mode selection ********/
18587#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18588 ((__INSTANCE__) == TIM2) || \
18589 ((__INSTANCE__) == TIM3) || \
18590 ((__INSTANCE__) == TIM4) || \
18591 ((__INSTANCE__) == TIM5) || \
18592 ((__INSTANCE__) == TIM8))
18593
18594/****************** TIM Instances : supporting encoder interface **************/
18595#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18596 ((__INSTANCE__) == TIM2) || \
18597 ((__INSTANCE__) == TIM3) || \
18598 ((__INSTANCE__) == TIM4) || \
18599 ((__INSTANCE__) == TIM5) || \
18600 ((__INSTANCE__) == TIM8))
18601
18602/****************** TIM Instances : supporting OCxREF clear *******************/
18603#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__)\
18604 (((__INSTANCE__) == TIM2) || \
18605 ((__INSTANCE__) == TIM3) || \
18606 ((__INSTANCE__) == TIM4) || \
18607 ((__INSTANCE__) == TIM5))
18608
18609/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
18610#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__)\
18611 (((__INSTANCE__) == TIM1) || \
18612 ((__INSTANCE__) == TIM2) || \
18613 ((__INSTANCE__) == TIM3) || \
18614 ((__INSTANCE__) == TIM4) || \
18615 ((__INSTANCE__) == TIM5) || \
18616 ((__INSTANCE__) == TIM8))
18617
18618/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
18619#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__)\
18620 (((__INSTANCE__) == TIM1) || \
18621 ((__INSTANCE__) == TIM2) || \
18622 ((__INSTANCE__) == TIM3) || \
18623 ((__INSTANCE__) == TIM4) || \
18624 ((__INSTANCE__) == TIM5) || \
18625 ((__INSTANCE__) == TIM8))
18626
18627/******************** TIM Instances : Advanced-control timers *****************/
18628#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18629 ((__INSTANCE__) == TIM8))
18630
18631/******************* TIM Instances : Timer input XOR function *****************/
18632#define IS_TIM_XOR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18633 ((__INSTANCE__) == TIM2) || \
18634 ((__INSTANCE__) == TIM3) || \
18635 ((__INSTANCE__) == TIM4) || \
18636 ((__INSTANCE__) == TIM5) || \
18637 ((__INSTANCE__) == TIM8))
18638
18639/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
18640#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18641 ((__INSTANCE__) == TIM2) || \
18642 ((__INSTANCE__) == TIM3) || \
18643 ((__INSTANCE__) == TIM4) || \
18644 ((__INSTANCE__) == TIM5) || \
18645 ((__INSTANCE__) == TIM6) || \
18646 ((__INSTANCE__) == TIM7) || \
18647 ((__INSTANCE__) == TIM8))
18648
18649/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
18650#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18651 ((__INSTANCE__) == TIM2) || \
18652 ((__INSTANCE__) == TIM3) || \
18653 ((__INSTANCE__) == TIM4) || \
18654 ((__INSTANCE__) == TIM5) || \
18655 ((__INSTANCE__) == TIM8) || \
18656 ((__INSTANCE__) == TIM9) || \
18657 ((__INSTANCE__) == TIM12))
18658
18659/***************** TIM Instances : external trigger input available ************/
18660#define IS_TIM_ETR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18661 ((__INSTANCE__) == TIM2) || \
18662 ((__INSTANCE__) == TIM3) || \
18663 ((__INSTANCE__) == TIM4) || \
18664 ((__INSTANCE__) == TIM5) || \
18665 ((__INSTANCE__) == TIM8))
18666
18667/****************** TIM Instances : remapping capability **********************/
18668#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || \
18669 ((__INSTANCE__) == TIM5) || \
18670 ((__INSTANCE__) == TIM11))
18671
18672/******************* TIM Instances : output(s) available **********************/
18673#define IS_TIM_CCX_INSTANCE(__INSTANCE__, __CHANNEL__) \
18674 ((((__INSTANCE__) == TIM1) && \
18675 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18676 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18677 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18678 ((__CHANNEL__) == TIM_CHANNEL_4) || \
18679 ((__CHANNEL__) == TIM_CHANNEL_5) || \
18680 ((__CHANNEL__) == TIM_CHANNEL_6))) \
18681 || \
18682 (((__INSTANCE__) == TIM2) && \
18683 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18684 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18685 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18686 ((__CHANNEL__) == TIM_CHANNEL_4))) \
18687 || \
18688 (((__INSTANCE__) == TIM3) && \
18689 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18690 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18691 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18692 ((__CHANNEL__) == TIM_CHANNEL_4))) \
18693 || \
18694 (((__INSTANCE__) == TIM4) && \
18695 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18696 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18697 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18698 ((__CHANNEL__) == TIM_CHANNEL_4))) \
18699 || \
18700 (((__INSTANCE__) == TIM5) && \
18701 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18702 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18703 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18704 ((__CHANNEL__) == TIM_CHANNEL_4))) \
18705 || \
18706 (((__INSTANCE__) == TIM8) && \
18707 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18708 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18709 ((__CHANNEL__) == TIM_CHANNEL_3) || \
18710 ((__CHANNEL__) == TIM_CHANNEL_4) || \
18711 ((__CHANNEL__) == TIM_CHANNEL_5) || \
18712 ((__CHANNEL__) == TIM_CHANNEL_6))) \
18713 || \
18714 (((__INSTANCE__) == TIM9) && \
18715 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18716 ((__CHANNEL__) == TIM_CHANNEL_2))) \
18717 || \
18718 (((__INSTANCE__) == TIM10) && \
18719 (((__CHANNEL__) == TIM_CHANNEL_1))) \
18720 || \
18721 (((__INSTANCE__) == TIM11) && \
18722 (((__CHANNEL__) == TIM_CHANNEL_1))) \
18723 || \
18724 (((__INSTANCE__) == TIM12) && \
18725 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18726 ((__CHANNEL__) == TIM_CHANNEL_2))) \
18727 || \
18728 (((__INSTANCE__) == TIM13) && \
18729 (((__CHANNEL__) == TIM_CHANNEL_1))) \
18730 || \
18731 (((__INSTANCE__) == TIM14) && \
18732 (((__CHANNEL__) == TIM_CHANNEL_1))))
18733
18734/************ TIM Instances : complementary output(s) available ***************/
18735#define IS_TIM_CCXN_INSTANCE(__INSTANCE__, __CHANNEL__) \
18736 ((((__INSTANCE__) == TIM1) && \
18737 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18738 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18739 ((__CHANNEL__) == TIM_CHANNEL_3))) \
18740 || \
18741 (((__INSTANCE__) == TIM8) && \
18742 (((__CHANNEL__) == TIM_CHANNEL_1) || \
18743 ((__CHANNEL__) == TIM_CHANNEL_2) || \
18744 ((__CHANNEL__) == TIM_CHANNEL_3))))
18745
18746/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
18747#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__)\
18748 (((__INSTANCE__) == TIM1) || \
18749 ((__INSTANCE__) == TIM8) )
18750
18751/****************** TIM Instances : supporting clock division *****************/
18752#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18753 ((__INSTANCE__) == TIM2) || \
18754 ((__INSTANCE__) == TIM3) || \
18755 ((__INSTANCE__) == TIM4) || \
18756 ((__INSTANCE__) == TIM5) || \
18757 ((__INSTANCE__) == TIM8) || \
18758 ((__INSTANCE__) == TIM9) || \
18759 ((__INSTANCE__) == TIM10) || \
18760 ((__INSTANCE__) == TIM11) || \
18761 ((__INSTANCE__) == TIM12) || \
18762 ((__INSTANCE__) == TIM13) || \
18763 ((__INSTANCE__) == TIM14))
18764
18765/****************** TIM Instances : supporting repetition counter *************/
18766#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18767 ((__INSTANCE__) == TIM8))
18768
18769/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
18770#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18771 ((__INSTANCE__) == TIM2) || \
18772 ((__INSTANCE__) == TIM3) || \
18773 ((__INSTANCE__) == TIM4) || \
18774 ((__INSTANCE__) == TIM5) || \
18775 ((__INSTANCE__) == TIM8) || \
18776 ((__INSTANCE__) == TIM9) || \
18777 ((__INSTANCE__) == TIM12))
18778
18779/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
18780#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18781 ((__INSTANCE__) == TIM2) || \
18782 ((__INSTANCE__) == TIM3) || \
18783 ((__INSTANCE__) == TIM4) || \
18784 ((__INSTANCE__) == TIM5) || \
18785 ((__INSTANCE__) == TIM8))
18786
18787/****************** TIM Instances : supporting Hall sensor interface **********/
18788#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18789 ((__INSTANCE__) == TIM2) || \
18790 ((__INSTANCE__) == TIM3) || \
18791 ((__INSTANCE__) == TIM4) || \
18792 ((__INSTANCE__) == TIM5) || \
18793 ((__INSTANCE__) == TIM8))
18794
18795/****************** TIM Instances : supporting commutation event generation ***/
18796#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
18797 ((__INSTANCE__) == TIM8))
18798
18799/******************** USART Instances : Synchronous mode **********************/
18800#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18801 ((__INSTANCE__) == USART2) || \
18802 ((__INSTANCE__) == USART3) || \
18803 ((__INSTANCE__) == USART6))
18804
18805/******************** UART Instances : Asynchronous mode **********************/
18806#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18807 ((__INSTANCE__) == USART2) || \
18808 ((__INSTANCE__) == USART3) || \
18809 ((__INSTANCE__) == UART4) || \
18810 ((__INSTANCE__) == UART5) || \
18811 ((__INSTANCE__) == USART6) || \
18812 ((__INSTANCE__) == UART7) || \
18813 ((__INSTANCE__) == UART8))
18814
18815/****************** UART Instances : Auto Baud Rate detection ****************/
18816#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18817 ((__INSTANCE__) == USART2) || \
18818 ((__INSTANCE__) == USART3) || \
18819 ((__INSTANCE__) == USART6))
18820
18821/****************** UART Instances : Driver Enable *****************/
18822#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18823 ((__INSTANCE__) == USART2) || \
18824 ((__INSTANCE__) == USART3) || \
18825 ((__INSTANCE__) == UART4) || \
18826 ((__INSTANCE__) == UART5) || \
18827 ((__INSTANCE__) == USART6) || \
18828 ((__INSTANCE__) == UART7) || \
18829 ((__INSTANCE__) == UART8))
18830
18831/******************** UART Instances : Half-Duplex mode **********************/
18832#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18833 ((__INSTANCE__) == USART2) || \
18834 ((__INSTANCE__) == USART3) || \
18835 ((__INSTANCE__) == UART4) || \
18836 ((__INSTANCE__) == UART5) || \
18837 ((__INSTANCE__) == USART6) || \
18838 ((__INSTANCE__) == UART7) || \
18839 ((__INSTANCE__) == UART8))
18840
18841/****************** UART Instances : Hardware Flow control ********************/
18842#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18843 ((__INSTANCE__) == USART2) || \
18844 ((__INSTANCE__) == USART3) || \
18845 ((__INSTANCE__) == UART4) || \
18846 ((__INSTANCE__) == UART5) || \
18847 ((__INSTANCE__) == USART6) || \
18848 ((__INSTANCE__) == UART7) || \
18849 ((__INSTANCE__) == UART8))
18850
18851/******************** UART Instances : LIN mode **********************/
18852#define IS_UART_LIN_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18853 ((__INSTANCE__) == USART2) || \
18854 ((__INSTANCE__) == USART3) || \
18855 ((__INSTANCE__) == UART4) || \
18856 ((__INSTANCE__) == UART5) || \
18857 ((__INSTANCE__) == USART6) || \
18858 ((__INSTANCE__) == UART7) || \
18859 ((__INSTANCE__) == UART8))
18860
18861/*********************** UART Instances : Wake-up from Stop mode ***************************/
18862#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18863 ((__INSTANCE__) == USART2) || \
18864 ((__INSTANCE__) == USART3) || \
18865 ((__INSTANCE__) == UART4) || \
18866 ((__INSTANCE__) == UART5) || \
18867 ((__INSTANCE__) == USART6) || \
18868 ((__INSTANCE__) == UART7) || \
18869 ((__INSTANCE__) == UART8))
18870
18871/********************* UART Instances : Smart card mode ***********************/
18872#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18873 ((__INSTANCE__) == USART2) || \
18874 ((__INSTANCE__) == USART3) || \
18875 ((__INSTANCE__) == USART6))
18876
18877/*********************** UART Instances : IRDA mode ***************************/
18878#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
18879 ((__INSTANCE__) == USART2) || \
18880 ((__INSTANCE__) == USART3) || \
18881 ((__INSTANCE__) == UART4) || \
18882 ((__INSTANCE__) == UART5) || \
18883 ((__INSTANCE__) == USART6) || \
18884 ((__INSTANCE__) == UART7) || \
18885 ((__INSTANCE__) == UART8))
18886
18887/****************************** IWDG Instances ********************************/
18888#define IS_IWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == IWDG)
18889
18890/****************************** WWDG Instances ********************************/
18891#define IS_WWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == WWDG)
18892
18893/*********************** PCD Instances ****************************************/
18894#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
18895 ((INSTANCE) == USB_OTG_HS))
18896
18897/*********************** HCD Instances ****************************************/
18898#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
18899 ((INSTANCE) == USB_OTG_HS))
18900
18901/******************************************************************************/
18902/* For a painless codes migration between the STM32F7xx device product */
18903/* lines, the aliases defined below are put in place to overcome the */
18904/* differences in the interrupt handlers and IRQn definitions. */
18905/* No need to update developed interrupt code when moving across */
18906/* product lines within the same STM32F7 Family */
18907/******************************************************************************/
18908
18909/* Aliases for __IRQn */
18910#define HASH_RNG_IRQn RNG_IRQn
18911
18912/* Aliases for __IRQHandler */
18913#define HASH_RNG_IRQHandler RNG_IRQHandler
18914
18927#ifdef __cplusplus
18928}
18929#endif /* __cplusplus */
18930
18931#endif /* __STM32F767xx_H */
18932
18933
18934/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
__IO
#define __IO
Definition core_cm3.h:170
__I
#define __I
Definition core_cm3.h:167
core_cm7.h
CMSIS Cortex-M7 Core Peripheral Access Layer Header File.
IRQn_Type
IRQn_Type
STM32F7xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...
Definition stm32f767xx.h:50
PendSV_IRQn
@ PendSV_IRQn
Definition stm32f767xx.h:58
ETH_WKUP_IRQn
@ ETH_WKUP_IRQn
Definition stm32f767xx.h:123
EXTI2_IRQn
@ EXTI2_IRQn
Definition stm32f767xx.h:69
MDIOS_IRQn
@ MDIOS_IRQn
Definition stm32f767xx.h:168
DMA1_Stream2_IRQn
@ DMA1_Stream2_IRQn
Definition stm32f767xx.h:74
CAN1_SCE_IRQn
@ CAN1_SCE_IRQn
Definition stm32f767xx.h:83
RTC_WKUP_IRQn
@ RTC_WKUP_IRQn
Definition stm32f767xx.h:64
SPDIF_RX_IRQn
@ SPDIF_RX_IRQn
Definition stm32f767xx.h:157
OTG_HS_EP1_IN_IRQn
@ OTG_HS_EP1_IN_IRQn
Definition stm32f767xx.h:136
DMA2_Stream0_IRQn
@ DMA2_Stream0_IRQn
Definition stm32f767xx.h:117
DMA2_Stream6_IRQn
@ DMA2_Stream6_IRQn
Definition stm32f767xx.h:130
UART7_IRQn
@ UART7_IRQn
Definition stm32f767xx.h:142
I2C1_ER_IRQn
@ I2C1_ER_IRQn
Definition stm32f767xx.h:93
I2C2_EV_IRQn
@ I2C2_EV_IRQn
Definition stm32f767xx.h:94
CAN3_SCE_IRQn
@ CAN3_SCE_IRQn
Definition stm32f767xx.h:166
MemoryManagement_IRQn
@ MemoryManagement_IRQn
Definition stm32f767xx.h:53
SAI1_IRQn
@ SAI1_IRQn
Definition stm32f767xx.h:147
TIM4_IRQn
@ TIM4_IRQn
Definition stm32f767xx.h:91
TIM2_IRQn
@ TIM2_IRQn
Definition stm32f767xx.h:89
LTDC_ER_IRQn
@ LTDC_ER_IRQn
Definition stm32f767xx.h:149
DMA2_Stream7_IRQn
@ DMA2_Stream7_IRQn
Definition stm32f767xx.h:131
TIM8_BRK_TIM12_IRQn
@ TIM8_BRK_TIM12_IRQn
Definition stm32f767xx.h:104
USART2_IRQn
@ USART2_IRQn
Definition stm32f767xx.h:99
DMA2_Stream3_IRQn
@ DMA2_Stream3_IRQn
Definition stm32f767xx.h:120
SVCall_IRQn
@ SVCall_IRQn
Definition stm32f767xx.h:56
ADC_IRQn
@ ADC_IRQn
Definition stm32f767xx.h:79
SPI3_IRQn
@ SPI3_IRQn
Definition stm32f767xx.h:112
SPI2_IRQn
@ SPI2_IRQn
Definition stm32f767xx.h:97
TIM7_IRQn
@ TIM7_IRQn
Definition stm32f767xx.h:116
UART8_IRQn
@ UART8_IRQn
Definition stm32f767xx.h:143
CAN2_SCE_IRQn
@ CAN2_SCE_IRQn
Definition stm32f767xx.h:127
RCC_IRQn
@ RCC_IRQn
Definition stm32f767xx.h:66
CAN3_RX0_IRQn
@ CAN3_RX0_IRQn
Definition stm32f767xx.h:164
TIM6_DAC_IRQn
@ TIM6_DAC_IRQn
Definition stm32f767xx.h:115
OTG_HS_EP1_OUT_IRQn
@ OTG_HS_EP1_OUT_IRQn
Definition stm32f767xx.h:135
I2C2_ER_IRQn
@ I2C2_ER_IRQn
Definition stm32f767xx.h:95
QUADSPI_IRQn
@ QUADSPI_IRQn
Definition stm32f767xx.h:152
DFSDM1_FLT0_IRQn
@ DFSDM1_FLT0_IRQn
Definition stm32f767xx.h:158
TIM8_CC_IRQn
@ TIM8_CC_IRQn
Definition stm32f767xx.h:107
JPEG_IRQn
@ JPEG_IRQn
Definition stm32f767xx.h:167
UsageFault_IRQn
@ UsageFault_IRQn
Definition stm32f767xx.h:55
I2C4_ER_IRQn
@ I2C4_ER_IRQn
Definition stm32f767xx.h:156
SysTick_IRQn
@ SysTick_IRQn
Definition stm32f767xx.h:59
I2C3_ER_IRQn
@ I2C3_ER_IRQn
Definition stm32f767xx.h:134
DFSDM1_FLT3_IRQn
@ DFSDM1_FLT3_IRQn
Definition stm32f767xx.h:161
CAN3_TX_IRQn
@ CAN3_TX_IRQn
Definition stm32f767xx.h:163
I2C3_EV_IRQn
@ I2C3_EV_IRQn
Definition stm32f767xx.h:133
CAN2_RX0_IRQn
@ CAN2_RX0_IRQn
Definition stm32f767xx.h:125
BusFault_IRQn
@ BusFault_IRQn
Definition stm32f767xx.h:54
CEC_IRQn
@ CEC_IRQn
Definition stm32f767xx.h:154
SPI5_IRQn
@ SPI5_IRQn
Definition stm32f767xx.h:145
DebugMonitor_IRQn
@ DebugMonitor_IRQn
Definition stm32f767xx.h:57
RNG_IRQn
@ RNG_IRQn
Definition stm32f767xx.h:140
FLASH_IRQn
@ FLASH_IRQn
Definition stm32f767xx.h:65
DMA2_Stream5_IRQn
@ DMA2_Stream5_IRQn
Definition stm32f767xx.h:129
WWDG_IRQn
@ WWDG_IRQn
Definition stm32f767xx.h:61
I2C1_EV_IRQn
@ I2C1_EV_IRQn
Definition stm32f767xx.h:92
TIM3_IRQn
@ TIM3_IRQn
Definition stm32f767xx.h:90
DMA2_Stream1_IRQn
@ DMA2_Stream1_IRQn
Definition stm32f767xx.h:118
CAN1_TX_IRQn
@ CAN1_TX_IRQn
Definition stm32f767xx.h:80
OTG_HS_WKUP_IRQn
@ OTG_HS_WKUP_IRQn
Definition stm32f767xx.h:137
SDMMC1_IRQn
@ SDMMC1_IRQn
Definition stm32f767xx.h:110
DMA1_Stream0_IRQn
@ DMA1_Stream0_IRQn
Definition stm32f767xx.h:72
EXTI15_10_IRQn
@ EXTI15_10_IRQn
Definition stm32f767xx.h:101
SPI4_IRQn
@ SPI4_IRQn
Definition stm32f767xx.h:144
TIM1_UP_TIM10_IRQn
@ TIM1_UP_TIM10_IRQn
Definition stm32f767xx.h:86
EXTI9_5_IRQn
@ EXTI9_5_IRQn
Definition stm32f767xx.h:84
DMA1_Stream1_IRQn
@ DMA1_Stream1_IRQn
Definition stm32f767xx.h:73
LPTIM1_IRQn
@ LPTIM1_IRQn
Definition stm32f767xx.h:153
SPI6_IRQn
@ SPI6_IRQn
Definition stm32f767xx.h:146
OTG_FS_IRQn
@ OTG_FS_IRQn
Definition stm32f767xx.h:128
OTG_FS_WKUP_IRQn
@ OTG_FS_WKUP_IRQn
Definition stm32f767xx.h:103
FPU_IRQn
@ FPU_IRQn
Definition stm32f767xx.h:141
TIM8_UP_TIM13_IRQn
@ TIM8_UP_TIM13_IRQn
Definition stm32f767xx.h:105
USART6_IRQn
@ USART6_IRQn
Definition stm32f767xx.h:132
SPI1_IRQn
@ SPI1_IRQn
Definition stm32f767xx.h:96
OTG_HS_IRQn
@ OTG_HS_IRQn
Definition stm32f767xx.h:138
PVD_IRQn
@ PVD_IRQn
Definition stm32f767xx.h:62
DFSDM1_FLT2_IRQn
@ DFSDM1_FLT2_IRQn
Definition stm32f767xx.h:160
TIM1_TRG_COM_TIM11_IRQn
@ TIM1_TRG_COM_TIM11_IRQn
Definition stm32f767xx.h:87
TIM1_BRK_TIM9_IRQn
@ TIM1_BRK_TIM9_IRQn
Definition stm32f767xx.h:85
CAN2_RX1_IRQn
@ CAN2_RX1_IRQn
Definition stm32f767xx.h:126
FMC_IRQn
@ FMC_IRQn
Definition stm32f767xx.h:109
EXTI0_IRQn
@ EXTI0_IRQn
Definition stm32f767xx.h:67
CAN1_RX0_IRQn
@ CAN1_RX0_IRQn
Definition stm32f767xx.h:81
EXTI4_IRQn
@ EXTI4_IRQn
Definition stm32f767xx.h:71
SAI2_IRQn
@ SAI2_IRQn
Definition stm32f767xx.h:151
DMA2_Stream2_IRQn
@ DMA2_Stream2_IRQn
Definition stm32f767xx.h:119
TAMP_STAMP_IRQn
@ TAMP_STAMP_IRQn
Definition stm32f767xx.h:63
UART5_IRQn
@ UART5_IRQn
Definition stm32f767xx.h:114
DMA1_Stream5_IRQn
@ DMA1_Stream5_IRQn
Definition stm32f767xx.h:77
DMA2D_IRQn
@ DMA2D_IRQn
Definition stm32f767xx.h:150
DCMI_IRQn
@ DCMI_IRQn
Definition stm32f767xx.h:139
I2C4_EV_IRQn
@ I2C4_EV_IRQn
Definition stm32f767xx.h:155
ETH_IRQn
@ ETH_IRQn
Definition stm32f767xx.h:122
CAN3_RX1_IRQn
@ CAN3_RX1_IRQn
Definition stm32f767xx.h:165
USART1_IRQn
@ USART1_IRQn
Definition stm32f767xx.h:98
EXTI3_IRQn
@ EXTI3_IRQn
Definition stm32f767xx.h:70
NonMaskableInt_IRQn
@ NonMaskableInt_IRQn
Definition stm32f767xx.h:52
UART4_IRQn
@ UART4_IRQn
Definition stm32f767xx.h:113
TIM8_TRG_COM_TIM14_IRQn
@ TIM8_TRG_COM_TIM14_IRQn
Definition stm32f767xx.h:106
EXTI1_IRQn
@ EXTI1_IRQn
Definition stm32f767xx.h:68
DMA2_Stream4_IRQn
@ DMA2_Stream4_IRQn
Definition stm32f767xx.h:121
TIM5_IRQn
@ TIM5_IRQn
Definition stm32f767xx.h:111
DMA1_Stream7_IRQn
@ DMA1_Stream7_IRQn
Definition stm32f767xx.h:108
DMA1_Stream4_IRQn
@ DMA1_Stream4_IRQn
Definition stm32f767xx.h:76
DMA1_Stream6_IRQn
@ DMA1_Stream6_IRQn
Definition stm32f767xx.h:78
TIM1_CC_IRQn
@ TIM1_CC_IRQn
Definition stm32f767xx.h:88
LTDC_IRQn
@ LTDC_IRQn
Definition stm32f767xx.h:148
CAN2_TX_IRQn
@ CAN2_TX_IRQn
Definition stm32f767xx.h:124
CAN1_RX1_IRQn
@ CAN1_RX1_IRQn
Definition stm32f767xx.h:82
DMA1_Stream3_IRQn
@ DMA1_Stream3_IRQn
Definition stm32f767xx.h:75
SDMMC2_IRQn
@ SDMMC2_IRQn
Definition stm32f767xx.h:162
USART3_IRQn
@ USART3_IRQn
Definition stm32f767xx.h:100
RTC_Alarm_IRQn
@ RTC_Alarm_IRQn
Definition stm32f767xx.h:102
DFSDM1_FLT1_IRQn
@ DFSDM1_FLT1_IRQn
Definition stm32f767xx.h:159
PMC
#define PMC
Definition MK60D10.h:8809
ADC_Common_TypeDef
Definition stm32f107xc.h:187
ADC_TypeDef
Analog to Digital Converter
Definition stm32f107xc.h:163
CAN_FIFOMailBox_TypeDef
Controller Area Network FIFOMailBox.
Definition stm32f107xc.h:267
CAN_FilterRegister_TypeDef
Controller Area Network FilterRegister.
Definition stm32f107xc.h:279
CAN_TxMailBox_TypeDef
Controller Area Network TxMailBox.
Definition stm32f107xc.h:255
CAN_TypeDef
Controller Area Network.
Definition stm32f107xc.h:289
CEC_TypeDef
HDMI-CEC.
Definition stm32f745xx.h:287
CRC_TypeDef
CRC calculation unit.
Definition stm32f107xc.h:319
DAC_TypeDef
Digital to Analog Converter.
Definition stm32f107xc.h:332
DBGMCU_TypeDef
Debug MCU.
Definition stm32f107xc.h:353
DCMI_TypeDef
DCMI.
Definition stm32f207xx.h:325
DFSDM_Channel_TypeDef
DFSDM channel configuration registers.
Definition stm32f765xx.h:370
DFSDM_Filter_TypeDef
DFSDM module registers.
Definition stm32f765xx.h:348
DIR
Definition ff_types.h:208
DMA2D_TypeDef
DMA2D Controller.
Definition stm32f427xx.h:373
DMA_Stream_TypeDef
DMA Controller.
Definition stm32f207xx.h:344
DMA_TypeDef
Definition stm32f107xc.h:371
ETH_TypeDef
Ethernet MAC.
Definition stm32f107xc.h:383
EXTI_TypeDef
External Interrupt/Event Controller.
Definition stm32f107xc.h:455
FLASH_TypeDef
FLASH Registers.
Definition stm32f107xc.h:469
FMC_Bank1E_TypeDef
Flexible Memory Controller Bank1E.
Definition stm32f427xx.h:517
FMC_Bank1_TypeDef
Flexible Memory Controller.
Definition stm32f427xx.h:508
FMC_Bank3_TypeDef
Flexible Memory Controller Bank3.
Definition stm32f469xx.h:611
FMC_Bank5_6_TypeDef
Flexible Memory Controller Bank5_6.
Definition stm32f427xx.h:560
GPIO_TypeDef
General Purpose I/O.
Definition stm32f107xc.h:502
I2C_TypeDef
Inter Integrated Circuit Interface.
Definition stm32f107xc.h:529
IWDG_TypeDef
Independent WATCHDOG.
Definition stm32f107xc.h:546
JPEG_TypeDef
JPEG Codec.
Definition stm32f767xx.h:1175
JPEG_TypeDef::CONFR2
__IO uint32_t CONFR2
Definition stm32f767xx.h:1178
JPEG_TypeDef::DOR
__IO uint32_t DOR
Definition stm32f767xx.h:1190
JPEG_TypeDef::CONFR6
__IO uint32_t CONFR6
Definition stm32f767xx.h:1182
JPEG_TypeDef::CONFR4
__IO uint32_t CONFR4
Definition stm32f767xx.h:1180
JPEG_TypeDef::CONFR5
__IO uint32_t CONFR5
Definition stm32f767xx.h:1181
JPEG_TypeDef::CONFR7
__IO uint32_t CONFR7
Definition stm32f767xx.h:1183
JPEG_TypeDef::CFR
__IO uint32_t CFR
Definition stm32f767xx.h:1187
JPEG_TypeDef::CONFR3
__IO uint32_t CONFR3
Definition stm32f767xx.h:1179
JPEG_TypeDef::CR
__IO uint32_t CR
Definition stm32f767xx.h:1185
JPEG_TypeDef::CONFR1
__IO uint32_t CONFR1
Definition stm32f767xx.h:1177
JPEG_TypeDef::CONFR0
__IO uint32_t CONFR0
Definition stm32f767xx.h:1176
JPEG_TypeDef::SR
__IO uint32_t SR
Definition stm32f767xx.h:1186
JPEG_TypeDef::DIR
__IO uint32_t DIR
Definition stm32f767xx.h:1189
LPTIM_TypeDef
LPTIMIMER.
Definition stm32f745xx.h:892
LTDC_Layer_TypeDef
LCD-TFT Display layer x Controller.
Definition stm32f429xx.h:660
LTDC_TypeDef
LCD-TFT Display Controller.
Definition stm32f429xx.h:635
MDIOS_TypeDef
MDIOS.
Definition stm32f765xx.h:1126
PWR_TypeDef
Power Control.
Definition stm32f107xc.h:558
QUADSPI_TypeDef
QUAD Serial Peripheral Interface.
Definition stm32f469xx.h:909
RCC_TypeDef
Reset and Clock Control.
Definition stm32f107xc.h:568
RNG_TypeDef
RNG.
Definition stm32f207xx.h:782
RTC_TypeDef
Real-Time Clock.
Definition stm32f107xc.h:590
SAI_Block_TypeDef
Definition stm32f427xx.h:737
SAI_TypeDef
Serial Audio Interface.
Definition stm32f427xx.h:732
SDMMC_TypeDef
SD host Interface.
Definition stm32f745xx.h:794
SPDIFRX_TypeDef
SPDIF-RX Interface.
Definition stm32f745xx.h:779
SPI_TypeDef
Serial Peripheral Interface.
Definition stm32f107xc.h:608
SYSCFG_TypeDef
System configuration controller.
Definition stm32f207xx.h:542
TIM_TypeDef
TIM Timers.
Definition stm32f107xc.h:624
USART_TypeDef
Universal Synchronous Asynchronous Receiver Transmitter.
Definition stm32f107xc.h:654
USB_OTG_DeviceTypeDef
__device_Registers
Definition stm32f107xc.h:696
USB_OTG_GlobalTypeDef
__USB_OTG_Core_register
Definition stm32f107xc.h:670
USB_OTG_HostChannelTypeDef
__Host_Channel_Specific_Registers
Definition stm32f107xc.h:770
USB_OTG_HostTypeDef
__Host_Mode_Register_Structures
Definition stm32f107xc.h:755
USB_OTG_INEndpointTypeDef
__IN_Endpoint-Specific_Register
Definition stm32f107xc.h:724
USB_OTG_OUTEndpointTypeDef
__OUT_Endpoint-Specific_Registers
Definition stm32f107xc.h:740
WWDG_TypeDef
Window WATCHDOG.
Definition stm32f107xc.h:785
system_stm32f7xx.h
CMSIS Cortex-M7 Device System Source File for STM32F7xx devices.